Home
last modified time | relevance | path

Searched refs:Opc0 (Results 1 – 5 of 5) sorted by relevance

/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Transforms/InstCombine/
DInstCombineVectorOps.cpp1581 BinaryOperator::BinaryOps Opc0 = B0->getOpcode(); in foldSelectShuffle() local
1584 if (ConstantsAreOp1 && Opc0 != Opc1) { in foldSelectShuffle()
1588 if (Opc0 == Instruction::Shl || Opc1 == Instruction::Shl) in foldSelectShuffle()
1592 Opc0 = AltB0.Opcode; in foldSelectShuffle()
1601 if (Opc0 != Opc1) in foldSelectShuffle()
1605 BinaryOperator::BinaryOps BOpc = Opc0; in foldSelectShuffle()
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/
DSIInstrInfo.cpp106 unsigned Opc0 = N0->getMachineOpcode(); in nodesHaveSameOperandValue() local
109 int Op0Idx = AMDGPU::getNamedOperandIdx(Opc0, OpName); in nodesHaveSameOperandValue()
152 unsigned Opc0 = Load0->getMachineOpcode(); in areLoadsFromSameBasePtr() local
156 if (!get(Opc0).mayLoad() || !get(Opc1).mayLoad()) in areLoadsFromSameBasePtr()
159 if (isDS(Opc0) && isDS(Opc1)) { in areLoadsFromSameBasePtr()
172 int Offset0Idx = AMDGPU::getNamedOperandIdx(Opc0, AMDGPU::OpName::offset); in areLoadsFromSameBasePtr()
181 Offset0Idx -= get(Opc0).NumDefs; in areLoadsFromSameBasePtr()
188 if (isSMRD(Opc0) && isSMRD(Opc1)) { in areLoadsFromSameBasePtr()
190 if (AMDGPU::getNamedOperandIdx(Opc0, AMDGPU::OpName::sbase) == -1 || in areLoadsFromSameBasePtr()
214 if ((isMUBUF(Opc0) || isMTBUF(Opc0)) && (isMUBUF(Opc1) || isMTBUF(Opc1))) { in areLoadsFromSameBasePtr()
[all …]
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/X86/
DX86ISelLowering.cpp23648 return DAG.getNode(IntrData->Opc0, dl, Op.getValueType(), in LowerINTRINSIC_WO_CHAIN()
23656 Opc = IntrData->Opc0; in LowerINTRINSIC_WO_CHAIN()
23682 return DAG.getNode(IntrData->Opc0, dl, Op.getValueType(), in LowerINTRINSIC_WO_CHAIN()
23690 Opc = IntrData->Opc0; in LowerINTRINSIC_WO_CHAIN()
23720 return DAG.getNode(IntrData->Opc0, dl, Op.getValueType(), in LowerINTRINSIC_WO_CHAIN()
23724 return DAG.getNode(IntrData->Opc0, dl, Op.getValueType(), Op.getOperand(1), in LowerINTRINSIC_WO_CHAIN()
23746 DAG.getNode(IntrData->Opc0, dl, VT, Src), Mask, PassThru, in LowerINTRINSIC_WO_CHAIN()
23757 Opc = IntrData->Opc0; in LowerINTRINSIC_WO_CHAIN()
23788 return getScalarMaskingNode(DAG.getNode(IntrData->Opc0, dl, VT, Src1, in LowerINTRINSIC_WO_CHAIN()
23796 unsigned Opc = IntrData->Opc0; in LowerINTRINSIC_WO_CHAIN()
[all …]
DX86IntrinsicsInfo.h46 uint16_t Opc0; member
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/SelectionDAG/
DDAGCombiner.cpp5565 unsigned Opc0 = N0.getOpcode(); in isBSwapHWordElement() local
5566 if (Opc0 != ISD::AND && Opc0 != ISD::SHL && Opc0 != ISD::SRL) in isBSwapHWordElement()
5573 else if (Opc0 == ISD::AND) in isBSwapHWordElement()
5587 if (Opc == ISD::SRL || (Opc == ISD::AND && Opc0 == ISD::SHL)) { in isBSwapHWordElement()
5601 if (Opc0 != ISD::SRL) in isBSwapHWordElement()
5609 if (Opc0 != ISD::SHL) in isBSwapHWordElement()