/third_party/vixl/benchmarks/aarch64/ |
D | bench-utils.cc | 206 __ Rbit(PickR(size), PickR(size)); in GenerateTrivialSequence() local
|
/third_party/vixl/test/aarch32/ |
D | test-macro-assembler-cond-rd-rn-t32.cc | 57 M(Rbit) \
|
D | test-macro-assembler-cond-rd-rn-a32.cc | 57 M(Rbit) \
|
D | test-simulator-cond-rd-rn-t32.cc | 117 M(Rbit) \
|
D | test-simulator-cond-rd-rn-a32.cc | 117 M(Rbit) \
|
/third_party/skia/third_party/externals/swiftshader/third_party/subzero/src/ |
D | IceInstARM32.h | 410 Rbit, enumerator 1055 using InstARM32Rbit = InstARM32UnaryopGPR<InstARM32::Rbit, false>;
|
D | IceInstARM32.cpp | 3450 template class InstARM32UnaryopGPR<InstARM32::Rbit, false>;
|
/third_party/node/deps/v8/src/codegen/arm64/ |
D | macro-assembler-arm64.h | 295 V(rbit, Rbit) \ 1080 inline void Rbit(const Register& rd, const Register& rn);
|
D | macro-assembler-arm64-inl.h | 846 void TurboAssembler::Rbit(const Register& rd, const Register& rn) { in Rbit() function
|
/third_party/node/deps/v8/src/wasm/baseline/arm64/ |
D | liftoff-assembler-arm64.h | 1168 Rbit(dst.W(), src.W()); in emit_i32_ctz() 1182 Rbit(dst.gp().X(), src.gp().X()); in emit_i64_ctz()
|
/third_party/node/deps/v8/src/compiler/backend/arm64/ |
D | code-generator-arm64.cc | 1550 __ Rbit(i.OutputRegister64(), i.InputRegister64(0)); in AssembleArchInstruction() local 1553 __ Rbit(i.OutputRegister32(), i.InputRegister32(0)); in AssembleArchInstruction() local
|
/third_party/vixl/test/aarch64/ |
D | test-assembler-sve-aarch64.cc | 13598 __ Rbit(z0.VnB(), p1.Merging(), z0.VnB()); in TEST_SVE() local 13599 __ Rbit(z0.VnB(), p1.Merging(), z0.VnB()); in TEST_SVE() local 13601 __ Rbit(z1.VnB(), p1.Merging(), z0.VnB()); in TEST_SVE() local 13602 __ Rbit(z2.VnH(), p1.Merging(), z0.VnH()); in TEST_SVE() local 13603 __ Rbit(z3.VnS(), p1.Merging(), z0.VnS()); in TEST_SVE() local 13604 __ Rbit(z4.VnD(), p1.Merging(), z0.VnD()); in TEST_SVE() local 13607 __ Rbit(z5.VnB(), p2.Merging(), z0.VnB()); in TEST_SVE() local 13609 __ Rbit(z6.VnS(), p2.Merging(), z0.VnS()); in TEST_SVE() local
|
D | test-disasm-sve-aarch64.cc | 5657 COMPARE_MACRO(Rbit(z22.VnB(), p2.Merging(), z24.VnB()), in TEST() 5659 COMPARE_MACRO(Rbit(z22.VnH(), p2.Merging(), z24.VnH()), in TEST() 5661 COMPARE_MACRO(Rbit(z22.VnS(), p2.Merging(), z24.VnS()), in TEST() 5663 COMPARE_MACRO(Rbit(z22.VnD(), p2.Merging(), z24.VnD()), in TEST()
|
D | test-disasm-neon-aarch64.cc | 3497 COMPARE_MACRO(Rbit(v1.V8B(), v8.V8B()), in TEST() 3500 COMPARE_MACRO(Rbit(v2.V16B(), v9.V16B()), in TEST()
|
D | test-assembler-aarch64.cc | 1503 __ Rbit(w0, w24); in TEST() local 1504 __ Rbit(x1, x24); in TEST() local
|
D | test-assembler-neon-aarch64.cc | 6918 __ Rbit(v28.V8B(), v1.V8B()); in TEST() local 6919 __ Rbit(v29.V16B(), v1.V16B()); in TEST() local
|
/third_party/vixl/src/aarch64/ |
D | macro-assembler-aarch64.h | 2296 void Rbit(const Register& rd, const Register& rn) { in Rbit() function 3007 V(rbit, Rbit) \ 5694 void Rbit(const ZRegister& zd, const PRegisterM& pg, const ZRegister& zn) { in Rbit() function
|
/third_party/vixl/src/aarch32/ |
D | macro-assembler-aarch32.h | 3618 void Rbit(Condition cond, Register rd, Register rm) { in Assembler() function 3631 void Rbit(Register rd, Register rm) { Rbit(al, rd, rm); } in Assembler() function
|