Searched refs:RegHi (Results 1 – 6 of 6) sorted by relevance
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/RISCV/ |
D | RISCVISelLowering.cpp | 2422 Register RegHi = RegLo + 1; in LowerReturn() local 2425 STI.isRegisterReservedByUser(RegHi)) in LowerReturn() 2433 Chain = DAG.getCopyToReg(Chain, DL, RegHi, Hi, Glue); in LowerReturn() 2435 RetOps.push_back(DAG.getRegister(RegHi, MVT::i32)); in LowerReturn()
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/AsmParser/ |
D | AMDGPUAsmParser.cpp | 2144 int64_t RegLo, RegHi; in ParseRegRange() local 2152 if (!parseExpr(RegHi)) in ParseRegRange() 2155 RegHi = RegLo; in ParseRegRange() 2161 if (!isUInt<32>(RegLo) || !isUInt<32>(RegHi) || RegLo > RegHi) in ParseRegRange() 2165 Width = (RegHi - RegLo) + 1; in ParseRegRange()
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/ |
D | ARMExpandPseudoInsts.cpp | 1040 Register RegHi = TRI->getSubReg(Reg.getReg(), ARM::gsub_1); in addExclusiveRegPair() local 1042 MIB.addReg(RegHi, Flags); in addExclusiveRegPair()
|
/third_party/skia/third_party/externals/swiftshader/third_party/subzero/src/ |
D | IceTargetLoweringMIPS32.cpp | 3836 Variable *RegHi, *RegLo; in lowerCast() local 3841 RegHi = legalizeToReg(Ctx->getConstantInt32(Upper32Bits)); in lowerCast() 3842 _mov(Dest, RegHi, RegLo); in lowerCast() 3846 auto *RegHi = legalizeToReg(hiOperand(Var64On32)); in lowerCast() local 3847 _mov(Dest, RegHi, RegLo); in lowerCast()
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/ |
D | SIInstrInfo.cpp | 1516 Register RegHi = RI.getSubReg(Reg, AMDGPU::sub1); in expandPostRAPseudo() local 1529 MachineInstrBuilder MIB = BuildMI(MF, DL, get(AMDGPU::S_ADDC_U32), RegHi) in expandPostRAPseudo() 1530 .addReg(RegHi); in expandPostRAPseudo()
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/PowerPC/ |
D | PPCISelLowering.cpp | 3586 unsigned RegHi = MF.addLiveIn(ArgLocs[++i].getLocReg(), RC); in LowerFormalArguments_32SVR4() local 3588 SDValue ArgValueHi = DAG.getCopyFromReg(Chain, dl, RegHi, MVT::i32); in LowerFormalArguments_32SVR4()
|