Home
last modified time | relevance | path

Searched refs:SLT (Results 1 – 25 of 70) sorted by relevance

123

/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/
DAMDGPUTargetTransformInfo.cpp363 MVT::SimpleValueType SLT = LT.second.getScalarType().SimpleTy; in getArithmeticInstrCost() local
369 if (SLT == MVT::i64) in getArithmeticInstrCost()
372 if (ST->has16BitInsts() && SLT == MVT::i16) in getArithmeticInstrCost()
382 if (SLT == MVT::i64) { in getArithmeticInstrCost()
387 if (ST->has16BitInsts() && SLT == MVT::i16) in getArithmeticInstrCost()
393 if (SLT == MVT::i64) { in getArithmeticInstrCost()
398 if (ST->has16BitInsts() && SLT == MVT::i16) in getArithmeticInstrCost()
407 if (SLT == MVT::f64) in getArithmeticInstrCost()
410 if (ST->has16BitInsts() && SLT == MVT::f16) in getArithmeticInstrCost()
413 if (SLT == MVT::f32 || SLT == MVT::f16) in getArithmeticInstrCost()
[all …]
/third_party/skia/third_party/externals/spirv-cross/shaders-no-opt/comp/
Dspecialization-constant-evaluation.comp35 const bool SLT = SMOD < SREM; // true
40 const bool LOR = IEQ || SLT; // true
41 const bool LAND = IEQ && SLT; // false
75 DUMMY_SSBO(Slt, 17, SLT ? 1 : 2);
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Mips/
DMipsExpandPseudo.cpp311 unsigned LL, SC, SLT, SLTu, OR, MOVN, MOVZ, SELNEZ, SELEQZ; in expandAtomicBinOpSubword() local
319 SLT = Mips::SLT_MM; in expandAtomicBinOpSubword()
331 SLT = Mips::SLT; in expandAtomicBinOpSubword()
457 unsigned SLTScratch4 = IsUnsigned ? SLTu : SLT; in expandAtomicBinOpSubword()
586 unsigned LL, SC, ZERO, BEQ, SLT, SLTu, OR, MOVN, MOVZ, SELNEZ, SELEQZ; in expandAtomicBinOp() local
593 SLT = Mips::SLT_MM; in expandAtomicBinOp()
608 SLT = Mips::SLT; in expandAtomicBinOp()
623 SLT = Mips::SLT64; in expandAtomicBinOp()
743 unsigned SLTScratch2 = IsUnsigned ? SLTu : SLT; in expandAtomicBinOp()
DMipsCondMov.td199 defm : MovzPats0<GPR32, GPR32, MOVZ_I_I, SLT, SLTu, SLTi, SLTiu>,
204 defm : MovzPats0<GPR32, GPR64, MOVZ_I_I64, SLT, SLTu, SLTi, SLTiu>,
232 defm : MovzPats0<GPR32, FGR32, MOVZ_I_S, SLT, SLTu, SLTi, SLTiu>,
244 defm : MovzPats0<GPR32, AFGR64, MOVZ_I_D32, SLT, SLTu, SLTi, SLTiu>,
251 defm : MovzPats0<GPR32, FGR64, MOVZ_I_D64, SLT, SLTu, SLTi, SLTiu>,
DMipsInstructionSelector.cpp688 Instructions.emplace_back(Mips::SLT, ICMPReg, RHS, LHS); in select()
691 Instructions.emplace_back(Mips::SLT, Temp, LHS, RHS); in select()
695 Instructions.emplace_back(Mips::SLT, ICMPReg, LHS, RHS); in select()
698 Instructions.emplace_back(Mips::SLT, Temp, RHS, LHS); in select()
DMipsFastISel.cpp683 emitInst(Mips::SLT, ResultReg).addReg(RightReg).addReg(LeftReg); in emitCmp()
686 emitInst(Mips::SLT, ResultReg).addReg(LeftReg).addReg(RightReg); in emitCmp()
690 emitInst(Mips::SLT, TempReg).addReg(LeftReg).addReg(RightReg); in emitCmp()
696 emitInst(Mips::SLT, TempReg).addReg(RightReg).addReg(LeftReg); in emitCmp()
DMipsInstrInfo.td2061 def SLT : MMRel, SetCC_R<"slt", setlt, GPR32Opnd>, ADD_FM<0, 0x2a>,
2711 (SLT GPR32Opnd:$rd, GPR32Opnd:$rt, GPR32Opnd:$rs), 0>, ISA_MIPS1;
2714 (SLT GPR32Opnd:$rs, GPR32Opnd:$rt, GPR32Opnd:$rs), 0>, ISA_MIPS1;
3232 defm : BrcondPats<GPR32, BEQ, BEQ, BNE, SLT, SLTu, SLTi, SLTiu, ZERO>,
3286 defm : SetlePats<GPR32, XORi, SLT, SLTu>, ISA_MIPS1;
3287 defm : SetgtPats<GPR32, SLT, SLTu>, ISA_MIPS1;
3288 defm : SetgePats<GPR32, XORi, SLT, SLTu>, ISA_MIPS1;
/third_party/skia/third_party/externals/spirv-cross/reference/shaders-no-opt/comp/
Dspecialization-constant-evaluation.comp65 const bool SLT = (SMOD < 1);
66 const int _151 = SLT ? 1 : 2;
73 const bool LOR = (IEQ || SLT);
75 const bool LAND = (IEQ && SLT);
/third_party/mesa3d/src/gallium/tests/graw/fragment-shader/
Dfrag-slt.txt10 SLT TEMP[0], IN[0], IMM[0]
Dfrag-kil.txt12 SLT TEMP[0], IN[0], IMM[0]
/third_party/mesa3d/src/gallium/tests/graw/vertex-shader/
Dvert-slt.txt12 SLT TEMP[0], IN[0], IMM[0]
/third_party/mesa3d/docs/relnotes/
D9.2.4.rst71 - freedreno/a3xx/compiler: fix SGT/SLT/etc
/third_party/mesa3d/src/mesa/program/
Dprogram_lexer.l227 SLT{sat} { return_opcode( 1, BIN_OP, SLT, 3); }
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/RISCV/
DRISCVInstrInfo.td429 def SLT : ALU_rr<0b0000000, 0b010, "slt">, Sched<[WriteIALU, ReadIALU, ReadIALU]>;
601 def : InstAlias<"sltz $rd, $rs", (SLT GPR:$rd, GPR:$rs, X0)>;
602 def : InstAlias<"sgtz $rd, $rs", (SLT GPR:$rd, X0, GPR:$rs)>;
606 def : InstAlias<"sgt $rd, $rs, $rt", (SLT GPR:$rd, GPR:$rt, GPR:$rs), 0>;
839 def : PatGprGpr<setlt, SLT>;
857 def : Pat<(setgt GPR:$rs1, GPR:$rs2), (SLT GPR:$rs2, GPR:$rs1)>;
858 def : Pat<(setge GPR:$rs1, GPR:$rs2), (XORI (SLT GPR:$rs1, GPR:$rs2), 1)>;
859 def : Pat<(setle GPR:$rs1, GPR:$rs2), (XORI (SLT GPR:$rs2, GPR:$rs1), 1)>;
/third_party/mesa3d/src/gallium/auxiliary/tgsi/
Dtgsi_opcode_tmp.h56 OP12(SLT)
Dtgsi_info_opcodes.h15 OPCODE(1, 2, COMP, SLT)
/third_party/node/deps/v8/src/codegen/loong64/
Dconstants-loong64.h338 SLT = 0x24U << 15, enumerator
1076 case SLT: in InstructionType()
/third_party/skia/third_party/externals/opengl-registry/extensions/NV/
DNV_vertex_program1_1.txt153 SLT v,v v set on less than
335 | "SLT"
DNV_vertex_program2.txt107 similar to the SLT and SGE instructions defined in NV_vertex_program.
109 NV_vertex_program with multiple SLT, SGE, and arithmetic instructions.
115 multiple SLT, SGE, and arithmetic instructions.
291 SLT, SNE)? What about MIN, MAX? SSG? When doing condition code tests?
295 There, SEQ, SGE, SGT, SLE, and SLT will produce 0.0 if either operand is
983 | "SLT"
1422 SLT v,v v set on less than
1476 SLT[C] v,v v set on less than
2801 Section 2.14.3.35, SLT: Set on Less Than
2803 The SLT instruction performs a component-wise comparison of the two
[all …]
/third_party/openGLES/extensions/NV/
DNV_vertex_program1_1.txt153 SLT v,v v set on less than
335 | "SLT"
DNV_vertex_program2.txt107 similar to the SLT and SGE instructions defined in NV_vertex_program.
109 NV_vertex_program with multiple SLT, SGE, and arithmetic instructions.
115 multiple SLT, SGE, and arithmetic instructions.
291 SLT, SNE)? What about MIN, MAX? SSG? When doing condition code tests?
295 There, SEQ, SGE, SGT, SLE, and SLT will produce 0.0 if either operand is
983 | "SLT"
1422 SLT v,v v set on less than
1476 SLT[C] v,v v set on less than
2801 Section 2.14.3.35, SLT: Set on Less Than
2803 The SLT instruction performs a component-wise comparison of the two
[all …]
DNV_vertex_program2_option.txt250 RSQ, SEQ, SFL, SGE, SGT, SIN, SLE, SLT, SNE, SUB, SSG, STR, SWZ,
359 SLT[C] v,v v set on less than
1063 | "SLT"
/third_party/node/deps/v8/src/codegen/mips/
Dconstants-mips.h544 SLT = ((5U << 3) + 2), enumerator
1290 FunctionFieldToBitNumber(SLT) | FunctionFieldToBitNumber(SLTU) |
/third_party/node/deps/v8/src/codegen/mips64/
Dconstants-mips64.h551 SLT = ((5U << 3) + 2), enumerator
1352 FunctionFieldToBitNumber(SLT) | FunctionFieldToBitNumber(SLTU) |
/third_party/pcre2/pcre2/src/sljit/
DsljitNativeMIPS_common.c265 #define SLT (HI(0) | LO(42)) macro
1730 FAIL_IF(push_inst(compiler, SLT | S(src1) | T(src2) | DA(OTHER_FLAG), OTHER_FLAG)); in emit_single_op()
1734 FAIL_IF(push_inst(compiler, SLT | S(src2) | T(src1) | DA(OTHER_FLAG), OTHER_FLAG)); in emit_single_op()
3104 …PTR_FAIL_IF(push_inst(compiler, (type <= SLJIT_LESS_EQUAL ? SLTU : SLT) | S(src1) | T(src2) | D(TM… in sljit_emit_cmp()
3114 …PTR_FAIL_IF(push_inst(compiler, (type <= SLJIT_LESS_EQUAL ? SLTU : SLT) | S(src2) | T(src1) | D(TM… in sljit_emit_cmp()

123