Home
last modified time | relevance | path

Searched refs:SRL_W (Results 1 – 13 of 13) sorted by relevance

/third_party/node/deps/v8/src/codegen/loong64/
Dconstants-loong64.h349 SRL_W = 0x2fU << 15, enumerator
1087 case SRL_W: in InstructionType()
Dassembler-loong64.cc1215 GenRegister(SRL_W, rk, rj, rd); in srl_w()
/third_party/node/deps/v8/src/diagnostics/loong64/
Ddisasm-loong64.cc1070 case SRL_W: in DecodeTypekOp17()
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/configs/common/lib/Target/Mips/
DMipsGenMCCodeEmitter.inc2541 UINT64_C(2034237453), // SRL_W
8808 case Mips::SRL_W:
12003 CEFBS_HasStdEnc_HasMSA, // SRL_W = 2528
DMipsGenAsmWriter.inc3769 268460471U, // SRL_W
6523 0U, // SRL_W
DMipsGenFastISel.inc2346 return fastEmitInst_rr(Mips::SRL_W, &Mips::MSA128WRegClass, Op0, Op0IsKill, Op1, Op1IsKill);
DMipsGenGlobalISel.inc14137 …{ *:[i32] })<<P:Predicate_immi32Cst31>>), v4i32:{ *:[v4i32] }:$wt)) => (SRL_W:{ *:[v4i32] } v4i3…
14138 GIR_BuildMI, /*InsnID*/0, /*Opcode*/Mips::SRL_W,
14186 …cate_immi32Cst31>>, (imm:{ *:[i32] })<<P:Predicate_immi32Cst31>>))) => (SRL_W:{ *:[v4i32] } v4i3…
14187 GIR_BuildMI, /*InsnID*/0, /*Opcode*/Mips::SRL_W,
14200 …32] } MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt) => (SRL_W:{ *:[v4i32] } MSA1…
14201 GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/Mips::SRL_W,
DMipsGenDAGISel.inc20568 /* 38396*/ OPC_MorphNodeTo1, TARGET_VAL(Mips::SRL_W), 0,
20571 // Dst: (SRL_W:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$ws, v4i32:{ *:[v4i32] }:$wt)
20601 /* 38454*/ OPC_MorphNodeTo1, TARGET_VAL(Mips::SRL_W), 0,
20604 // Dst: (SRL_W:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$ws, v4i32:{ *:[v4i32] }:$wt)
20684 /* 38606*/ OPC_MorphNodeTo1, TARGET_VAL(Mips::SRL_W), 0,
20687 … // Dst: (SRL_W:{ *:[v4i32] } MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)
DMipsGenInstrInfo.inc2543 SRL_W = 2528,
7389 …28, 3, 1, 4, 617, 0, 0x6ULL, nullptr, nullptr, OperandInfo41, -1 ,nullptr }, // Inst #2528 = SRL_W
DMipsGenDisassemblerTables.inc4260 /* 7196 */ MCD::OPC_Decode, 224, 19, 255, 1, // Opcode: SRL_W
DMipsGenAsmMatcher.inc7805 …{ 8709 /* srl.w */, Mips::SRL_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS…
/third_party/node/deps/v8/src/execution/loong64/
Dsimulator-loong64.cc3537 case SRL_W: { in DecodeTypeOp17()
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Mips/
DMipsMSAInstrInfo.td3485 def SRL_W : SRL_W_ENC, SRL_W_DESC;