Home
last modified time | relevance | path

Searched refs:Sdiv (Results 1 – 25 of 25) sorted by relevance

/third_party/skia/third_party/externals/swiftshader/third_party/subzero/crosstest/
Dtest_arith.def36 X(Sdiv, /, 1, 0) \
/third_party/skia/third_party/externals/swiftshader/third_party/subzero/src/
DIceInst.def43 X(Sdiv, "sdiv", 0) \
DIceInstARM32.h416 Sdiv, enumerator
1015 using InstARM32Sdiv = InstARM32ThreeAddrGPR<InstARM32::Sdiv>;
DIceTargetLoweringARM32.cpp455 case InstArithmetic::Sdiv: in genTargetHelperCallFor()
478 case InstArithmetic::Sdiv: in genTargetHelperCallFor()
511 case InstArithmetic::Sdiv: in genTargetHelperCallFor()
2729 case InstArithmetic::Sdiv: in lowerInt64Arithmetic()
2948 case InstArithmetic::Sdiv: { in lowerArithmetic()
3317 case InstArithmetic::Sdiv: in lowerArithmetic()
DIceConverter.cpp285 return convertArithInstruction(Instr, Ice::InstArithmetic::Sdiv); in convertInstruction()
DIceTargetLoweringX8632.cpp1768 case InstArithmetic::Sdiv: in lowerArithmetic()
1873 case InstArithmetic::Sdiv: in lowerArithmetic()
1997 case InstArithmetic::Sdiv: in lowerArithmetic()
2153 case InstArithmetic::Sdiv: in lowerArithmetic()
6862 case InstArithmetic::Sdiv: in genTargetHelperCallFor()
6893 case InstArithmetic::Sdiv: in genTargetHelperCallFor()
DWasmTranslator.cpp437 Control()->appendInst(InstArithmetic::create(Func, InstArithmetic::Sdiv, in Binop()
DIceTargetLoweringMIPS32.cpp375 case InstArithmetic::Sdiv: in genTargetHelperCallFor()
2694 case InstArithmetic::Sdiv: in lowerInt64Arithmetic()
2897 case InstArithmetic::Sdiv: { in lowerArithmetic()
DIceTargetLoweringX8664.cpp1797 case InstArithmetic::Sdiv: in lowerArithmetic()
1957 case InstArithmetic::Sdiv: in lowerArithmetic()
6181 case InstArithmetic::Sdiv: in genTargetHelperCallFor()
DPNaClTranslator.cpp1788 Op = Ice::InstArithmetic::Sdiv; in convertBinopOpcode()
DIceInstARM32.cpp3418 template class InstARM32ThreeAddrGPR<InstARM32::Sdiv>;
/third_party/vixl/benchmarks/aarch64/
Dbench-utils.cc208 __ Sdiv(PickR(size), PickR(size), PickR(size)); in GenerateTrivialSequence() local
/third_party/node/deps/v8/src/wasm/baseline/arm64/
Dliftoff-assembler-arm64.h1218 Sdiv(dst_w, lhs_w, rhs_w); in emit_i32_divs()
1228 Sdiv(dst_w, lhs_w, rhs_w); in emit_i32_divs()
1250 Sdiv(scratch, lhs_w, rhs_w); in emit_i32_rems()
1282 Sdiv(dst_x, lhs_x, rhs_x); in emit_i64_divs()
1292 Sdiv(dst_x, lhs_x, rhs_x); in emit_i64_divs()
1318 Sdiv(scratch, lhs_x, rhs_x); in emit_i64_rems()
/third_party/vixl/test/aarch64/
Dtest-assembler-aarch64.cc1429 __ Sdiv(w2, w16, w16); in TEST() local
1430 __ Sdiv(w3, w16, w17); in TEST() local
1431 __ Sdiv(w4, w17, w18); in TEST() local
1435 __ Sdiv(x7, x16, x16); in TEST() local
1436 __ Sdiv(x8, x16, x17); in TEST() local
1437 __ Sdiv(x9, x17, x18); in TEST() local
1440 __ Sdiv(w11, w19, w21); in TEST() local
1442 __ Sdiv(x13, x19, x21); in TEST() local
1444 __ Sdiv(x15, x20, x21); in TEST() local
1447 __ Sdiv(w23, w19, w17); in TEST() local
[all …]
Dtest-disasm-sve-aarch64.cc2421 COMPARE_MACRO(Sdiv(z20.VnS(), p5.Merging(), z23.VnS(), z20.VnS()), in TEST()
2423 COMPARE_MACRO(Sdiv(z15.VnD(), p6.Merging(), z30.VnD(), z8.VnD()), in TEST()
Dtest-assembler-sve-aarch64.cc4992 ArithPredicatedFn fn = &MacroAssembler::Sdiv; in TEST_SVE()
/third_party/node/deps/v8/src/compiler/backend/arm64/
Dcode-generator-arm64.cc1321 __ Sdiv(i.OutputRegister(), i.InputRegister(0), i.InputRegister(1)); in AssembleArchInstruction() local
1324 __ Sdiv(i.OutputRegister32(), i.InputRegister32(0), i.InputRegister32(1)); in AssembleArchInstruction() local
1335 __ Sdiv(temp, i.InputRegister(0), i.InputRegister(1)); in AssembleArchInstruction() local
1342 __ Sdiv(temp, i.InputRegister32(0), i.InputRegister32(1)); in AssembleArchInstruction() local
/third_party/node/deps/v8/src/codegen/arm64/
Dmacro-assembler-arm64-inl.h917 void TurboAssembler::Sdiv(const Register& rd, const Register& rn, in Sdiv() function
Dmacro-assembler-arm64.h1043 inline void Sdiv(const Register& rd, const Register& rn, const Register& rm);
/third_party/vixl/test/aarch32/
Dtest-simulator-cond-rd-rn-rm-a32.cc124 M(Sdiv) \
Dtest-simulator-cond-rd-rn-rm-t32.cc123 M(Sdiv) \
/third_party/vixl/src/aarch64/
Dmacro-assembler-sve-aarch64.cc671 V(Sdiv, sdiv) \
Dmacro-assembler-aarch64.h2437 void Sdiv(const Register& rd, const Register& rn, const Register& rm) { in Sdiv() function
5764 void Sdiv(const ZRegister& zd,
/third_party/skia/third_party/externals/swiftshader/src/Reactor/
DSubzeroReactor.cpp1256 return createArithmetic(Ice::InstArithmetic::Sdiv, lhs, rhs); in createSDiv()
/third_party/vixl/src/aarch32/
Dmacro-assembler-aarch32.h4059 void Sdiv(Condition cond, Register rd, Register rn, Register rm) { in Assembler() function
4073 void Sdiv(Register rd, Register rn, Register rm) { Sdiv(al, rd, rn, rm); } in Assembler() function