Home
last modified time | relevance | path

Searched refs:TGSI_WRITEMASK_X (Results 1 – 25 of 36) sorted by relevance

12

/third_party/mesa3d/src/gallium/auxiliary/tgsi/
Dtgsi_util.c143 read_mask = TGSI_WRITEMASK_X; in tgsi_util_get_src_usage_mask()
164 read_mask = TGSI_WRITEMASK_X; in tgsi_util_get_src_usage_mask()
203 read_mask = write_mask & TGSI_WRITEMASK_XYZ ? TGSI_WRITEMASK_X : 0; in tgsi_util_get_src_usage_mask()
218 (write_mask & TGSI_WRITEMASK_XY ? TGSI_WRITEMASK_X : 0) | in tgsi_util_get_src_usage_mask()
227 read_mask = TGSI_WRITEMASK_X; in tgsi_util_get_src_usage_mask()
292 read_mask = TGSI_WRITEMASK_X; in tgsi_util_get_src_usage_mask()
350 read_mask = TGSI_WRITEMASK_X; /* sample */ in tgsi_util_get_src_usage_mask()
363 if (read_mask & TGSI_WRITEMASK_X) in tgsi_util_get_src_usage_mask()
Dtgsi_dynamic_indexing.c125 tmp_arrayIdx, TGSI_WRITEMASK_X); in remove_dynamic_indexes()
153 tmp_loopIdx, TGSI_WRITEMASK_X); in remove_dynamic_indexes()
206 tmp_cond, TGSI_WRITEMASK_X); in remove_dynamic_indexes()
260 tmp_loopIdx, TGSI_WRITEMASK_X); in remove_dynamic_indexes()
Dtgsi_lowering.c250 if (dst->Register.WriteMask & TGSI_WRITEMASK_X) { in transform_dst()
255 reg_dst(&new_inst.Dst[0], dst, TGSI_WRITEMASK_X); in transform_dst()
387 reg_dst(&new_inst.Dst[0], &ctx->tmp[A].dst, TGSI_WRITEMASK_X); in transform_pow()
396 reg_dst(&new_inst.Dst[0], &ctx->tmp[A].dst, TGSI_WRITEMASK_X); in transform_pow()
572 reg_dst(&new_inst.Dst[0], &ctx->tmp[A].dst, TGSI_WRITEMASK_X); in transform_exp()
581 reg_dst(&new_inst.Dst[0], &ctx->tmp[A].dst, TGSI_WRITEMASK_X); in transform_exp()
592 reg_dst(&new_inst.Dst[0], &ctx->tmp[A].dst, TGSI_WRITEMASK_X); in transform_exp()
623 if (dst->Register.WriteMask & TGSI_WRITEMASK_X) { in transform_exp()
628 reg_dst(&new_inst.Dst[0], dst, TGSI_WRITEMASK_X); in transform_exp()
694 reg_dst(&new_inst.Dst[0], &ctx->tmp[A].dst, TGSI_WRITEMASK_X); in transform_log()
[all …]
Dtgsi_point_sprite.c316 TGSI_FILE_TEMPORARY, ts->point_scale_tmp, TGSI_WRITEMASK_X, in psprite_emit_vertex_inst()
342 TGSI_WRITEMASK_X, in psprite_emit_vertex_inst()
350 TGSI_WRITEMASK_X, in psprite_emit_vertex_inst()
463 TGSI_FILE_TEMPORARY, ts->point_size_tmp, TGSI_WRITEMASK_X, in psprite_inst()
469 TGSI_FILE_TEMPORARY, ts->point_size_tmp, TGSI_WRITEMASK_X, in psprite_inst()
Dtgsi_aa_point.c166 TGSI_FILE_TEMPORARY, tmp0, TGSI_WRITEMASK_X, in aa_prolog()
172 TGSI_FILE_TEMPORARY, tmp0, TGSI_WRITEMASK_X, in aa_prolog()
Dtgsi_transform.h394 case TGSI_WRITEMASK_X: in tgsi_transform_op1_swz_inst()
441 case TGSI_WRITEMASK_X: in tgsi_transform_op2_swz_inst()
496 case TGSI_WRITEMASK_X: in tgsi_transform_op3_swz_inst()
/third_party/mesa3d/src/gallium/auxiliary/vl/
Dvl_compositor_gfx.c100 ureg_MUL(shader, ureg_writemask(tmp, TGSI_WRITEMASK_X), in create_vert_shader()
105 ureg_MOV(shader, ureg_writemask(o_vtop, TGSI_WRITEMASK_X), vtex); in create_vert_shader()
113 ureg_MOV(shader, ureg_writemask(o_vbottom, TGSI_WRITEMASK_X), vtex); in create_vert_shader()
157 ureg_MOV(shader, ureg_writemask(t_tc[i], TGSI_WRITEMASK_X), i_tc[i]); in create_frag_shader_weave()
181 ureg_TEX(shader, ureg_writemask(t_texel[i], TGSI_WRITEMASK_X << j), in create_frag_shader_weave()
224 ureg_DP4(shader, ureg_writemask(fragment, TGSI_WRITEMASK_X << i), csc[i], in create_frag_shader_csc()
261 …ureg_TEX(shader, ureg_writemask(texel, TGSI_WRITEMASK_X << i), TGSI_TEXTURE_2D_ARRAY, tc, sampler[… in create_frag_shader_yuv()
329 ureg_MOV(shader, ureg_writemask(fragment, TGSI_WRITEMASK_X), ureg_src(texel)); in create_frag_shader_deint_yuv()
389 ureg_DP4(shader, ureg_writemask(fragment, TGSI_WRITEMASK_X << i), csc[i], ureg_src(texel)); in create_frag_shader_palette()
458 ureg_DP4(shader, ureg_writemask(fragment, TGSI_WRITEMASK_X), csc[0], ureg_src(texel)); in create_frag_shader_rgb_yuv()
[all …]
Dvl_deint_filter.c176 …ureg_ADD(shader, ureg_writemask(t_diff, TGSI_WRITEMASK_X), ureg_src(t_a), ureg_negate(ureg_src(t_b… in create_deint_frag_shader()
186 …ureg_ADD(shader, ureg_writemask(t_diff, TGSI_WRITEMASK_X), ureg_src(t_a), ureg_negate(ureg_src(t_b… in create_deint_frag_shader()
194 ureg_MAX(shader, ureg_writemask(t_diff, TGSI_WRITEMASK_X), ureg_abs(ureg_src(t_diff)), in create_deint_frag_shader()
214 ureg_ADD(shader, ureg_writemask(t_diff, TGSI_WRITEMASK_X), ureg_src(t_diff), in create_deint_frag_shader()
216 ureg_MUL(shader, ureg_saturate(ureg_writemask(t_diff, TGSI_WRITEMASK_X)), in create_deint_frag_shader()
218 ureg_LRP(shader, ureg_writemask(t_tex, TGSI_WRITEMASK_X), ureg_src(t_diff), in create_deint_frag_shader()
Dvl_zscan.c174 …ureg_ADD(shader, ureg_writemask(tmp, TGSI_WRITEMASK_X), ureg_scalar(ureg_src(tmp), TGSI_SWIZZLE_Y), in create_vert_shader()
178 ureg_MAD(shader, ureg_writemask(o_vtex[i], TGSI_WRITEMASK_X), vrect, in create_vert_shader()
233 … ureg_TEX(shader, ureg_writemask(tmp[i], TGSI_WRITEMASK_X), TGSI_TEXTURE_2D, vtex[i], samp_scan); in create_frag_shader()
239 …ureg_TEX(shader, ureg_writemask(tmp[0], TGSI_WRITEMASK_X << i), TGSI_TEXTURE_2D, ureg_src(tmp[i]),… in create_frag_shader()
240 …ureg_TEX(shader, ureg_writemask(quant, TGSI_WRITEMASK_X << i), TGSI_TEXTURE_3D, vtex[i], samp_quan… in create_frag_shader()
Dvl_idct.c76 unsigned wm_start = (right_side == transposed) ? TGSI_WRITEMASK_X : TGSI_WRITEMASK_Y; in calc_addr()
79 unsigned wm_tc = (right_side == transposed) ? TGSI_WRITEMASK_Y : TGSI_WRITEMASK_X; in calc_addr()
100 unsigned wm_start = (right_side == transposed) ? TGSI_WRITEMASK_X : TGSI_WRITEMASK_Y; in increment_addr()
101 unsigned wm_tc = (right_side == transposed) ? TGSI_WRITEMASK_Y : TGSI_WRITEMASK_X; in increment_addr()
133 ureg_DP4(shader, ureg_writemask(tmp, TGSI_WRITEMASK_X), ureg_src(l[0]), ureg_src(r[0])); in matrix_mul()
374 matrix_mul(shader, ureg_writemask(fragment[i], TGSI_WRITEMASK_X << j), l[j], r); in create_stage1_frag_shader()
/third_party/mesa3d/src/gallium/auxiliary/util/
Du_simple_shaders.c108 ureg_MOV(ureg, ureg_writemask(layer, TGSI_WRITEMASK_X), in util_make_vertex_passthrough_shader_with_so()
410 ureg_load_tex(ureg, ureg_writemask(tmp, TGSI_WRITEMASK_X), coord, in util_make_fs_blit_zs()
426 ureg_load_tex(ureg, ureg_writemask(tmp, TGSI_WRITEMASK_X), coord, in util_make_fs_blit_zs()
967 depth_x = ureg_writemask(depth, TGSI_WRITEMASK_X); in util_make_fs_pack_color_zs()
996 stencil = ureg_writemask(ureg_DECL_temporary(ureg), TGSI_WRITEMASK_X); in util_make_fs_pack_color_zs()
1012 ureg_MOV(ureg, ureg_writemask(out, TGSI_WRITEMASK_X), ureg_src(depth)); in util_make_fs_pack_color_zs()
1030 depth = ureg_writemask(ureg_DECL_temporary(ureg), TGSI_WRITEMASK_X); in util_make_fs_pack_color_zs()
1031 stencil = ureg_writemask(ureg_DECL_temporary(ureg), TGSI_WRITEMASK_X); in util_make_fs_pack_color_zs()
1164 ureg_UARL(ureg, ureg_writemask(addr, TGSI_WRITEMASK_X), in util_make_tess_ctrl_passthrough_shader()
/third_party/mesa3d/src/gallium/drivers/radeonsi/
Dsi_shaderlib_tgsi.c75 ureg_MOV(ureg, ureg_writemask(layer, TGSI_WRITEMASK_X), in si_get_blitter_vs()
124 struct ureg_dst store_addr = ureg_writemask(ureg_DECL_temporary(ureg), TGSI_WRITEMASK_X); in si_create_dma_compute_shader()
125 struct ureg_dst load_addr = ureg_writemask(ureg_DECL_temporary(ureg), TGSI_WRITEMASK_X); in si_create_dma_compute_shader()
/third_party/mesa3d/src/gallium/frontends/nine/
Dnine_shader.c784 return ureg_writemask(tx_scratch(tx), TGSI_WRITEMASK_X); in tx_scratch_scalar()
1889 ureg_COS(ureg, ureg_writemask(dst, TGSI_WRITEMASK_X), in DECL_SPECIAL()
2001 struct ureg_dst tmp = ureg_writemask(tx_scratch(tx), TGSI_WRITEMASK_X); in DECL_SPECIAL()
2019 struct ureg_dst tmp = ureg_writemask(tx_scratch(tx), TGSI_WRITEMASK_X); in DECL_SPECIAL()
2584 ureg_MAD(ureg, ureg_writemask(tmp, TGSI_WRITEMASK_X), m00, in DECL_SPECIAL()
2587 ureg_MAD(ureg, ureg_writemask(tmp, TGSI_WRITEMASK_X), m10, in DECL_SPECIAL()
2669 ureg_DP3(ureg, ureg_writemask(dst, TGSI_WRITEMASK_X), tx->regs.vT[m], src); in DECL_SPECIAL()
2700 ureg_DP3(ureg, ureg_writemask(dst, TGSI_WRITEMASK_X), tx->regs.vT[m], src); in DECL_SPECIAL()
2711 ureg_DP3(ureg, ureg_writemask(tmp, TGSI_WRITEMASK_X), ureg_src(dst), ureg_src(dst)); in DECL_SPECIAL()
2712 … ureg_RCP(ureg, ureg_writemask(tmp, TGSI_WRITEMASK_X), ureg_scalar(ureg_src(tmp), TGSI_SWIZZLE_X)); in DECL_SPECIAL()
[all …]
Dnine_ff.c323 struct ureg_dst tmp_x = ureg_writemask(tmp, TGSI_WRITEMASK_X); in ureg_normalize3()
426 oFog = ureg_writemask(oFog, TGSI_WRITEMASK_X); in nine_ff_build_vs()
431 TGSI_WRITEMASK_X, 0, 1); in nine_ff_build_vs()
432 oPsz = ureg_writemask(oPsz, TGSI_WRITEMASK_X); in nine_ff_build_vs()
592 struct ureg_dst tmp_x = ureg_writemask(tmp, TGSI_WRITEMASK_X); in nine_ff_build_vs()
639 tmp_x = ureg_writemask(tmp, TGSI_WRITEMASK_X); in nine_ff_build_vs()
687 ureg_DP3(ureg, ureg_writemask(tmp2, TGSI_WRITEMASK_X), ureg_src(tmp2), ureg_src(tmp2)); in nine_ff_build_vs()
688 ureg_RSQ(ureg, ureg_writemask(tmp2, TGSI_WRITEMASK_X), ureg_src(tmp2)); in nine_ff_build_vs()
689 … ureg_MUL(ureg, ureg_writemask(tmp2, TGSI_WRITEMASK_X), ureg_src(tmp2), ureg_imm1f(ureg, 0.5f)); in nine_ff_build_vs()
782 struct ureg_dst tmp_x = ureg_writemask(tmp, TGSI_WRITEMASK_X); in nine_ff_build_vs()
[all …]
/third_party/mesa3d/src/gallium/drivers/svga/
Dsvga_tgsi_insn.c1293 if (!do_emit_sincos( emit, writemask(temp, TGSI_WRITEMASK_X), src0 )) in emit_cos()
1870 writemask(src0_zdivw, TGSI_WRITEMASK_X), in emit_tex()
1875 writemask(src0_zdivw, TGSI_WRITEMASK_X), in emit_tex()
2227 writemask(get_temp( emit ), TGSI_WRITEMASK_X ); in emit_pow()
2389 else if (dst.mask & TGSI_WRITEMASK_X) in emit_exp()
2405 if (dst.mask & TGSI_WRITEMASK_X) { in emit_exp()
2407 writemask( dst, TGSI_WRITEMASK_X ), in emit_exp()
2413 writemask( dst, TGSI_WRITEMASK_X ), in emit_exp()
2620 if (dst.mask & TGSI_WRITEMASK_X) in emit_log()
2628 writemask( floor_log2, TGSI_WRITEMASK_X ), in emit_log()
[all …]
Dsvga_tgsi_vgpu10.c1497 STATIC_ASSERT(TGSI_WRITEMASK_X == VGPU10_OPERAND_4_COMPONENT_MASK_X); in emit_dst_register()
6573 dst = writemask_dst(&dst, TGSI_WRITEMASK_X); in store_tesslevels()
6587 dst = writemask_dst(&dst, TGSI_WRITEMASK_X); in store_tesslevels()
6603 dst = writemask_dst(&dst, TGSI_WRITEMASK_X); in store_tesslevels()
6616 dst = writemask_dst(&dst, TGSI_WRITEMASK_X); in store_tesslevels()
6630 dst = writemask_dst(&dst, TGSI_WRITEMASK_X); in store_tesslevels()
7113 if (inst->Dst[0].Register.WriteMask & TGSI_WRITEMASK_X) { in emit_dst()
7115 writemask_dst(&move_dst, TGSI_WRITEMASK_X); in emit_dst()
7262 tmp_dst = writemask_dst(&tmp_dst, TGSI_WRITEMASK_X); in emit_exp()
7270 if (inst->Dst[0].Register.WriteMask & TGSI_WRITEMASK_X) { in emit_exp()
[all …]
/third_party/mesa3d/src/gallium/auxiliary/draw/
Ddraw_pipe_aapoint.c222 TGSI_FILE_TEMPORARY, tmp0, TGSI_WRITEMASK_X, in aa_transform_prolog()
229 TGSI_FILE_TEMPORARY, tmp0, TGSI_WRITEMASK_X, in aa_transform_prolog()
234 TGSI_FILE_TEMPORARY, tmp0, TGSI_WRITEMASK_X, in aa_transform_prolog()
/third_party/mesa3d/src/gallium/drivers/i915/
Di915_fpc_optimize.c154 if (write_mask & TGSI_WRITEMASK_X && r->Register.SwizzleX != TGSI_SWIZZLE_X) in is_unswizzled()
190 if (write_mask & TGSI_WRITEMASK_X) in set_neutral_element_swizzle()
456 if (dst_reg2->Register.WriteMask & TGSI_WRITEMASK_X) in i915_fpc_optimize_mov_after_mov()
Di915_fpc_translate.c319 if (writeMask & TGSI_WRITEMASK_X) in get_result_flags()
586 TGSI_WRITEMASK_X); /* coord_mask */ in i915_translate_instruction()
/third_party/mesa3d/src/gallium/auxiliary/nir/
Dnir_to_tgsi_info.c635 usagemask |= TGSI_WRITEMASK_X; in nir_tgsi_scan_shader()
666 if (usagemask & TGSI_WRITEMASK_X) { in nir_tgsi_scan_shader()
667 info->output_usagemask[i] |= TGSI_WRITEMASK_X; in nir_tgsi_scan_shader()
/third_party/mesa3d/src/gallium/auxiliary/gallivm/
Dlp_bld_tgsi_info.c122 readmask = TGSI_WRITEMASK_X; in analyse_tex()
221 readmask = TGSI_WRITEMASK_X; in analyse_sample()
/third_party/mesa3d/src/gallium/include/pipe/
Dp_shader_tokens.h84 #define TGSI_WRITEMASK_X 0x01 macro
/third_party/mesa3d/src/gallium/drivers/nouveau/nv50/
Dnv50_surface.c951 ureg_TEX(ureg, ureg_writemask(data, TGSI_WRITEMASK_X), in nv50_blitter_make_fp()
958 TGSI_WRITEMASK_XYZW : TGSI_WRITEMASK_X; in nv50_blitter_make_fp()
973 struct ureg_dst zdst = ureg_writemask(data, TGSI_WRITEMASK_X); in nv50_blitter_make_fp()
993 outs = ureg_writemask(out, TGSI_WRITEMASK_X); in nv50_blitter_make_fp()
1017 mask = TGSI_WRITEMASK_X; in nv50_blitter_make_fp()
/third_party/mesa3d/src/gallium/frontends/d3d10umd/
DShaderTGSI.c614 tmp = ureg_writemask(tmp, TGSI_WRITEMASK_X); in dcl_ps_sgv_input()
825 assert((D3D10_SB_OPERAND_4_COMPONENT_MASK_X >> 4) == TGSI_WRITEMASK_X); in translate_dst_operand()
1217 scalar_dst = ureg_writemask(dst, TGSI_WRITEMASK_X); in expand_unary_to_scalarf()
1757 ureg_SIN(ureg, ureg_writemask(dst, TGSI_WRITEMASK_X), in Shader_tgsi_translate()
1770 ureg_COS(ureg, ureg_writemask(dst, TGSI_WRITEMASK_X), in Shader_tgsi_translate()
/third_party/mesa3d/src/gallium/drivers/llvmpipe/
Dlp_setup_point.c181 if (usage_mask & TGSI_WRITEMASK_X) { in setup_point_fragcoord_coef()

12