/third_party/skia/third_party/externals/swiftshader/third_party/subzero/unittest/AssemblerX8632/ |
D | Locked.cpp | 346 __ cmpxchg(IceType_i##Size, dwordAddress(T0), \ in TEST_F() 403 __ cmpxchg(IceType_i8, Address(0x1FF00, AssemblerFixup::NoFixup), in TEST_F() local 411 __ cmpxchg(IceType_i8, Address(0x1FF00, AssemblerFixup::NoFixup), in TEST_F() local 421 __ cmpxchg(IceType_i16, Address(0x1FF00, AssemblerFixup::NoFixup), in TEST_F() local 429 __ cmpxchg(IceType_i16, Address(0x1FF00, AssemblerFixup::NoFixup), in TEST_F() local 439 __ cmpxchg(IceType_i32, Address(0x1FF00, AssemblerFixup::NoFixup), in TEST_F() local 447 __ cmpxchg(IceType_i32, Address(0x1FF00, AssemblerFixup::NoFixup), in TEST_F() local
|
/third_party/skia/third_party/externals/swiftshader/third_party/subzero/unittest/AssemblerX8664/ |
D | Locked.cpp | 373 __ cmpxchg(IceType_i##Size, dwordAddress(T0), Encoded_GPR_##Src(), \ in TEST_F() 444 __ cmpxchg(IceType_i8, Address::Absolute(0x1FF00), Encoded_GPR_r14(), in TEST_F() local 453 __ cmpxchg(IceType_i8, Address::Absolute(0x1FF00), Encoded_GPR_r14(), in TEST_F() local 464 __ cmpxchg(IceType_i16, Address::Absolute(0x1FF00), Encoded_GPR_r14(), in TEST_F() local 473 __ cmpxchg(IceType_i16, Address::Absolute(0x1FF00), Encoded_GPR_r14(), in TEST_F() local 484 __ cmpxchg(IceType_i32, Address::Absolute(0x1FF00), Encoded_GPR_r14(), in TEST_F() local 493 __ cmpxchg(IceType_i32, Address::Absolute(0x1FF00), Encoded_GPR_r14(), in TEST_F() local
|
/third_party/ltp/testcases/kernel/device-drivers/misc_modules/per_cpu_atomic_operations_vs_interrupt_disabling_module/ |
D | Makefile | 2 obj-m += test-cmpxchg-nolock.o
|
D | test-cmpxchg-nolock.c | 85 ret = cmpxchg(&test_val, 0, 0); in do_test_sync_cmpxchg()
|
/third_party/mesa3d/src/freedreno/ir3/ |
D | disasm-a3xx.c | 346 OPC(6, OPC_ATOMIC_CMPXCHG, atomic.cmpxchg), 357 OPC(6, OPC_ATOMIC_B_CMPXCHG, atomic.b.cmpxchg), 368 OPC(6, OPC_ATOMIC_S_CMPXCHG, atomic.s.cmpxchg), 379 OPC(6, OPC_ATOMIC_G_CMPXCHG, atomic.g.cmpxchg),
|
/third_party/mesa3d/src/microsoft/compiler/ |
D | dxil_module.c | 2991 instr->cmpxchg.cmpval = cmpval; in dxil_emit_cmpxchg() 2992 instr->cmpxchg.newval = newval; in dxil_emit_cmpxchg() 2993 instr->cmpxchg.ptr = ptr; in dxil_emit_cmpxchg() 2994 instr->cmpxchg.is_volatile = is_volatile; in dxil_emit_cmpxchg() 2995 instr->cmpxchg.ordering = ordering; in dxil_emit_cmpxchg() 2996 instr->cmpxchg.syncscope = syncscope; in dxil_emit_cmpxchg() 3278 assert(instr->value.id > instr->cmpxchg.cmpval->id); in emit_cmpxchg() 3279 assert(instr->value.id > instr->cmpxchg.newval->id); in emit_cmpxchg() 3280 assert(instr->value.id > instr->cmpxchg.ptr->id); in emit_cmpxchg() 3282 instr->value.id - instr->cmpxchg.ptr->id, in emit_cmpxchg() [all …]
|
D | dxil_internal.h | 246 struct dxil_instr_cmpxchg cmpxchg; member
|
/third_party/alsa-lib/test/ |
D | mixtest.c | 57 #define cmpxchg(ptr,o,n)\ macro 168 if (cmpxchg(dst, 0, 1) == 0) in mix_areas2()
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/include/llvm/IR/ |
D | IntrinsicsRISCV.td | 65 // @llvm.riscv.masked.cmpxchg.{i32,i64}.<p>(...)
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/ |
D | AArch64InstrAtomics.td | 399 // Atomic cmpxchg for -O0 404 // STXR it can clear the exclusive monitor, causing all cmpxchg attempts to 410 // assume seq_cst, strong cmpxchg and omit clrex on failure.
|
/third_party/node/deps/openssl/config/archs/VC-WIN64A/asm/crypto/ |
D | x86_64cpuid.asm | 25 cmpxchg DWORD[rcx],r8d
|
/third_party/elfutils/libcpu/ |
D | i386.mnemonics | 57 MNE(cmpxchg)
|
D | x86_64.mnemonics | 51 MNE(cmpxchg)
|
/third_party/musl/ |
D | INSTALL | 43 the `cmpxchg` instruction is added
|
/third_party/node/deps/openssl/config/archs/VC-WIN64A/asm_avx2/crypto/ |
D | x86_64cpuid.asm | 25 cmpxchg DWORD[rcx],r8d
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/include/llvm/Support/ |
D | TargetOpcodes.def | 315 /// Generic atomic cmpxchg with internal success check. 318 /// Generic atomic cmpxchg.
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/WebAssembly/ |
D | WebAssemblyInstrAtomics.td | 646 // TODO LLVM IR's cmpxchg instruction returns a pair of {loaded value, success 664 WebAssemblyTerRMW<I32, "i32.atomic.rmw.cmpxchg", 0x48>; 666 WebAssemblyTerRMW<I64, "i64.atomic.rmw.cmpxchg", 0x49>;
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/include/llvm/Target/ |
D | GenericOpcodes.td | 842 // Generic atomic cmpxchg with internal success check. Expects a 852 // Generic atomic cmpxchg. Expects a MachineMemOperand in addition to explicit
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/X86/ |
D | X86InstrInfo.td | 2117 "cmpxchg{b}\t{$src, $dst|$dst, $src}", []>, TB, 2121 "cmpxchg{w}\t{$src, $dst|$dst, $src}", []>, TB, OpSize16, 2125 "cmpxchg{l}\t{$src, $dst|$dst, $src}", []>, TB, OpSize32, 2129 "cmpxchg{q}\t{$src, $dst|$dst, $src}", []>, TB, 2137 "cmpxchg{b}\t{$src, $dst|$dst, $src}", []>, TB, 2141 "cmpxchg{w}\t{$src, $dst|$dst, $src}", []>, TB, OpSize16, 2145 "cmpxchg{l}\t{$src, $dst|$dst, $src}", []>, TB, OpSize32, 2149 "cmpxchg{q}\t{$src, $dst|$dst, $src}", []>, TB,
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/AsmParser/ |
D | LLLexer.cpp | 881 INSTKEYWORD(cmpxchg, AtomicCmpXchg); in LexIdentifier()
|
/third_party/mesa3d/src/panfrost/midgard/ |
D | midgard_compile.c | 2171 ATOMIC_CASE(ctx, instr, comp_swap, cmpxchg); in emit_intrinsic() 2182 IMAGE_ATOMIC_CASE(ctx, instr, comp_swap, cmpxchg); in emit_intrinsic()
|
/third_party/skia/third_party/externals/swiftshader/third_party/subzero/src/ |
D | IceAssemblerX8632.h | 856 void cmpxchg(Type Ty, const AsmAddress &address, GPRRegister reg,
|
D | IceAssemblerX8664.h | 852 void cmpxchg(Type Ty, const AsmAddress &address, GPRRegister reg,
|
/third_party/node/deps/v8/src/compiler/backend/ia32/ |
D | code-generator-ia32.cc | 3598 __ cmpxchg(i.MemoryOperand(2), i.InputRegister(1)); in AssembleArchInstruction() local 3633 ASSEMBLE_ATOMIC_BINOP(inst, mov, cmpxchg); \ in AssembleArchInstruction()
|
/third_party/elfutils/libcpu/defs/ |
D | i386 | 148 00001111,1011000{w},{mod}{reg}{r_m}:cmpxchg {reg}{w},{mod}{r_m}{w}
|