| /third_party/rust/crates/minimal-lexical/tests/ |
| D | bellerophon_tests.rs | 11 bellerophon_test::<f64>(9007199254740992, 0, false, 0, 1076); in halfway_round_down_test()
12 bellerophon_test::<f64>( in halfway_round_down_test()
17 1065 + f64::INVALID_FP, in halfway_round_down_test()
19 bellerophon_test::<f64>(9007199254740994, 0, false, 1, 1076); in halfway_round_down_test()
21 bellerophon_test::<f64>(18014398509481984, 0, false, 0, 1077); in halfway_round_down_test()
22 bellerophon_test::<f64>( in halfway_round_down_test()
27 1066 + f64::INVALID_FP, in halfway_round_down_test()
29 bellerophon_test::<f64>(18014398509481988, 0, false, 1, 1077); in halfway_round_down_test()
31 bellerophon_test::<f64>(9223372036854775808, 0, false, 0, 1086); in halfway_round_down_test()
32 bellerophon_test::<f64>( in halfway_round_down_test()
[all …]
|
| D | libm_tests.rs | 7 use core::f64;
45 const POS_ZERO: &[f64] = &[0.0];
46 const NEG_ZERO: &[f64] = &[-0.0];
47 const POS_ONE: &[f64] = &[1.0];
48 const NEG_ONE: &[f64] = &[-1.0];
49 const POS_FLOATS: &[f64] = &[99.0 / 70.0, f64::consts::E, f64::consts::PI];
50 const NEG_FLOATS: &[f64] = &[-99.0 / 70.0, -f64::consts::E, -f64::consts::PI];
51 const POS_SMALL_FLOATS: &[f64] = &[(1.0 / 2.0), f64::MIN_POSITIVE, f64::EPSILON];
52 const NEG_SMALL_FLOATS: &[f64] = &[-(1.0 / 2.0), -f64::MIN_POSITIVE, -f64::EPSILON];
53 const POS_EVENS: &[f64] = &[2.0, 6.0, 8.0, 10.0, 22.0, 100.0, f64::MAX];
[all …]
|
| D | lemire_tests.rs | 14 let fp = lemire::compute_error::<f64>(q, w); in compute_error64()
24 let fp = lemire::compute_error_scaled::<f64>(q, w, lz); in compute_error_scaled64()
34 let fp = lemire::compute_float::<f64>(q, w); in compute_float64()
75 assert_eq!(compute_error64(0, 9007199254740992), (1065 + f64::INVALID_FP, 9223372036854775808)); in compute_error64_test()
76 assert_eq!(compute_error64(0, 9007199254740993), (1065 + f64::INVALID_FP, 9223372036854776832)); in compute_error64_test()
77 assert_eq!(compute_error64(0, 9007199254740994), (1065 + f64::INVALID_FP, 9223372036854777856)); in compute_error64_test()
78 assert_eq!(compute_error64(0, 9007199254740995), (1065 + f64::INVALID_FP, 9223372036854778880)); in compute_error64_test()
79 assert_eq!(compute_error64(0, 9007199254740996), (1065 + f64::INVALID_FP, 9223372036854779904)); in compute_error64_test()
82 (1066 + f64::INVALID_FP, 9223372036854775808) in compute_error64_test()
86 (1066 + f64::INVALID_FP, 9223372036854776832) in compute_error64_test()
[all …]
|
| D | number_tests.rs | 11 assert_eq!(number.is_fast_path::<f64>(), true); in is_fast_path_test()
15 assert_eq!(number.is_fast_path::<f64>(), true); in is_fast_path_test()
19 assert_eq!(number.is_fast_path::<f64>(), false); in is_fast_path_test()
23 assert_eq!(number.is_fast_path::<f64>(), true); in is_fast_path_test()
27 assert_eq!(number.is_fast_path::<f64>(), true); in is_fast_path_test()
31 assert_eq!(number.is_fast_path::<f64>(), false); in is_fast_path_test()
36 assert_eq!(number.is_fast_path::<f64>(), true); in is_fast_path_test()
40 assert_eq!(number.is_fast_path::<f64>(), false); in is_fast_path_test()
44 assert_eq!(number.is_fast_path::<f64>(), true); in is_fast_path_test()
48 assert_eq!(number.is_fast_path::<f64>(), false); in is_fast_path_test()
[all …]
|
| D | slow_tests.rs | 63 let result = slow::slow::<f64, _, _>(num.clone(), fp, integer.iter(), fraction.iter()); in slow_test()
69 let result = slow::slow::<f64, _, _>(num.clone(), fp, integer.iter(), fraction.iter()); in slow_test()
85 let result = slow::slow::<f64, _, _>(num.clone(), fp, integer.iter(), fraction.iter()); in slow_test()
91 let result = slow::slow::<f64, _, _>(num.clone(), fp, integer.iter(), fraction.iter()); in slow_test()
106 let result = slow::positive_digit_comp::<f64>(bigmant, exponent); in positive_digit_comp_test()
118 let result = slow::positive_digit_comp::<f64>(bigmant, exponent); in positive_digit_comp_test()
147 let result = slow::negative_digit_comp::<f64>(bigmant, fp, exponent); in negative_digit_comp_test()
169 let result = slow::negative_digit_comp::<f64>(bigmant, fp, exponent); in negative_digit_comp_test()
191 let result = slow::negative_digit_comp::<f64>(bigmant, fp, exponent); in negative_digit_comp_test()
217 let result = slow::negative_digit_comp::<f64>(bigmant, fp, exponent); in negative_digit_comp_test()
[all …]
|
| D | rounding_tests.rs | 10 rounding::round::<f64, _>(&mut fp, |f, s| { in round_test()
21 rounding::round::<f64, _>(&mut fp, |f, s| { in round_test()
35 rounding::round::<f64, _>(&mut fp, |f, s| { in round_test()
48 rounding::round::<f64, _>(&mut fp, |f, s| { in round_test()
61 rounding::round::<f64, _>(&mut fp, rounding::round_down); in round_test()
|
| /third_party/rust/crates/minimal-lexical/src/ |
| D | libm.rs | 588 pub fn powd(x: f64, y: f64) -> f64 { in powd() argument
589 const BP: [f64; 2] = [1.0, 1.5]; in powd()
590 const DP_H: [f64; 2] = [0.0, 5.84962487220764160156e-01]; /* 0x3fe2b803_40000000 */ in powd()
591 const DP_L: [f64; 2] = [0.0, 1.35003920212974897128e-08]; /* 0x3E4CFDEB, 0x43CFD006 */ in powd()
592 const TWO53: f64 = 9007199254740992.0; /* 0x43400000_00000000 */ in powd()
593 const HUGE: f64 = 1.0e300; in powd()
594 const TINY: f64 = 1.0e-300; in powd()
597 const L1: f64 = 5.99999999999994648725e-01; /* 0x3fe33333_33333303 */ in powd()
598 const L2: f64 = 4.28571428578550184252e-01; /* 0x3fdb6db6_db6fabff */ in powd()
599 const L3: f64 = 3.33333329818377432918e-01; /* 0x3fd55555_518f264d */ in powd()
[all …]
|
| D | num.rs | 252 impl Float for f64 { implementation
279 return powd(10.0f64, exponent as f64); in pow_fast_path()
283 fn from_u64(u: u64) -> f64 { in from_u64() argument
288 fn from_bits(u: u64) -> f64 { in from_bits() argument
289 f64::from_bits(u) in from_bits()
294 f64::to_bits(self) in to_bits()
306 pub fn powd(x: f64, y: f64) -> f64 { in powd() argument
|
| /third_party/glslang/Test/ |
| D | spv.float64.frag | 60 float64_t f64;
77 f64 = f64v.x + f64v.y;
78 f64 = f64v.x - f64v.y;
79 f64 = f64v.x * f64v.y;
80 f64 = f64v.x / f64v.y;
83 b = (f64v.x != f64);
84 b = (f64v.y == f64);
85 b = (f64v.x > f64);
86 b = (f64v.y < f64);
87 b = (f64v.x >= f64);
[all …]
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/WebAssembly/ |
| D | WebAssemblyInstrFloat.td | 22 !strconcat("f64.", !strconcat(name, "\t$dst, $src")),
23 !strconcat("f64.", name), f64Inst>;
33 !strconcat("f64.", !strconcat(name, "\t$dst, $lhs, $rhs")),
34 !strconcat("f64.", name), f64Inst>;
43 !strconcat("f64.", !strconcat(name, "\t$dst, $lhs, $rhs")),
44 !strconcat("f64.", name), f64Inst>;
77 def : Pat<(frint f64:$src), (NEAREST_F64 f64:$src)>;
95 def : Pat<(seteq f64:$lhs, f64:$rhs), (EQ_F64 f64:$lhs, f64:$rhs)>;
96 def : Pat<(setne f64:$lhs, f64:$rhs), (NE_F64 f64:$lhs, f64:$rhs)>;
97 def : Pat<(setlt f64:$lhs, f64:$rhs), (LT_F64 f64:$lhs, f64:$rhs)>;
[all …]
|
| /third_party/mesa3d/src/nouveau/codegen/lib/ |
| D | gk110.asm | 118 set $p0 0x1 gtu f64 abs $r0d 0x7ff0000000000000
133 set $p0 0x1 gtu f64 abs $r0d 0x0
139 mul rn f64 $r0d $r0d 0x4350000000000000
157 cvt rz f32 $r5 f64 $r6d
163 cvt f64 $r0d f32 $r0
164 cvt f64 $r6d f64 neg $r6d
166 cvt f64 $r8d f32 0x3f800000
174 fma rn f64 $r4d $r6d $r0d $r8d
175 fma rn f64 $r0d $r0d $r4d $r0d
176 fma rn f64 $r4d $r6d $r0d $r8d
[all …]
|
| /third_party/rust/crates/nix/src/sys/ |
| D | sysinfo.rs | 24 pub fn load_average(&self) -> (f64, f64, f64) { in load_average() argument
26 self.0.loads[0] as f64 / (1 << SI_LOAD_SHIFT) as f64, in load_average()
27 self.0.loads[1] as f64 / (1 << SI_LOAD_SHIFT) as f64, in load_average()
28 self.0.loads[2] as f64 / (1 << SI_LOAD_SHIFT) as f64, in load_average()
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/include/llvm/Analysis/ |
| D | VecFuncs.def | 72 TLI_DEFINE_VECFUNC("llvm.pow.f64", "__powd2_massv", 2)
76 TLI_DEFINE_VECFUNC("llvm.sqrt.f64", "__sqrtd2_massv", 2)
82 TLI_DEFINE_VECFUNC("llvm.exp.f64", "__expd2_massv", 2)
86 TLI_DEFINE_VECFUNC("llvm.exp2.f64", "__exp2d2_massv", 2)
92 TLI_DEFINE_VECFUNC("llvm.log.f64", "__logd2_massv", 2)
98 TLI_DEFINE_VECFUNC("llvm.log10.f64", "__log10d2_massv", 2)
102 TLI_DEFINE_VECFUNC("llvm.log2.f64", "__log2d2_massv", 2)
108 TLI_DEFINE_VECFUNC("llvm.sin.f64", "__sind2_massv", 2)
112 TLI_DEFINE_VECFUNC("llvm.cos.f64", "__cosd2_massv", 2)
152 TLI_DEFINE_VECFUNC("llvm.sin.f64", "__svml_sin2", 2)
[all …]
|
| /third_party/vk-gl-cts/android/cts/master/vk-master-2021-03-01/ |
| D | memory-model.txt | 1649 dEQP-VK.memory_model.message_passing.ext.f64.coherent.atomic_atomic.atomicwrite.device.payload_nonl…
1650 dEQP-VK.memory_model.message_passing.ext.f64.coherent.atomic_atomic.atomicwrite.device.payload_nonl…
1651 dEQP-VK.memory_model.message_passing.ext.f64.coherent.atomic_atomic.atomicwrite.device.payload_nonl…
1652 dEQP-VK.memory_model.message_passing.ext.f64.coherent.atomic_atomic.atomicwrite.device.payload_nonl…
1653 dEQP-VK.memory_model.message_passing.ext.f64.coherent.atomic_atomic.atomicwrite.device.payload_nonl…
1654 dEQP-VK.memory_model.message_passing.ext.f64.coherent.atomic_atomic.atomicwrite.device.payload_nonl…
1655 dEQP-VK.memory_model.message_passing.ext.f64.coherent.atomic_atomic.atomicwrite.device.payload_nonl…
1656 dEQP-VK.memory_model.message_passing.ext.f64.coherent.atomic_atomic.atomicwrite.device.payload_nonl…
1657 dEQP-VK.memory_model.message_passing.ext.f64.coherent.atomic_atomic.atomicwrite.device.payload_nonl…
1658 dEQP-VK.memory_model.message_passing.ext.f64.coherent.atomic_atomic.atomicwrite.device.payload_nonl…
[all …]
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/PowerPC/ |
| D | PPCInstrVSX.td | 168 [(set f64:$XT, (load xoaddr:$src))]>;
199 [(store f64:$XT, xoaddr:$dst)]>;
222 [(set f64:$XT, (fadd f64:$XA, f64:$XB))]>;
226 [(set f64:$XT, (fmul f64:$XA, f64:$XB))]>;
253 [(set f64:$XT, (fsub f64:$XA, f64:$XB))]>;
270 [(set f64:$XT, (fma f64:$XA, f64:$XB, f64:$XTi))]>,
286 [(set f64:$XT, (fma f64:$XA, f64:$XB, (fneg f64:$XTi)))]>,
302 [(set f64:$XT, (fneg (fma f64:$XA, f64:$XB, f64:$XTi)))]>,
318 [(set f64:$XT, (fneg (fma f64:$XA, f64:$XB, (fneg f64:$XTi))))]>,
461 [(set f64:$XT, (fdiv f64:$XA, f64:$XB))]>;
[all …]
|
| D | PPCInstrSPE.td | 146 [(set f64:$RT, (fabs f64:$RA))]>;
150 [(set f64:$RT, (fadd f64:$RA, f64:$RB))]>;
154 [(set f64:$RT, (fpextend f32:$RB))]>;
161 [(set f64:$RT, (sint_to_fp i32:$RB))]>;
172 [(set f64:$RT, (uint_to_fp i32:$RB))]>;
200 [(set i32:$RT, (fp_to_sint f64:$RB))]>;
215 [(set i32:$RT, (fp_to_uint f64:$RB))]>;
219 [(set f64:$RT, (fdiv f64:$RA, f64:$RB))]>;
223 [(set f64:$RT, (fmul f64:$RA, f64:$RB))]>;
227 [(set f64:$RT, (fneg (fabs f64:$RA)))]>;
[all …]
|
| /third_party/skia/third_party/externals/oboe/samples/RhythmGame/third_party/glm/gtc/ |
| D | type_precision.hpp | 616 typedef float64 f64; typedef
655 typedef tvec1<f64, defaultp> f64vec1;
659 typedef tvec2<f64, defaultp> f64vec2;
663 typedef tvec3<f64, defaultp> f64vec3;
667 typedef tvec4<f64, defaultp> f64vec4;
795 typedef tmat2x2<f64, defaultp> f64mat2;
799 typedef tmat3x3<f64, defaultp> f64mat3;
803 typedef tmat4x4<f64, defaultp> f64mat4;
812 typedef tmat2x2<f64, defaultp> f64mat2x2;
816 typedef tmat2x3<f64, defaultp> f64mat2x3;
[all …]
|
| /third_party/skia/third_party/externals/oboe/samples/RhythmGame/third_party/glm/ |
| D | fwd.hpp | 1457 typedef lowp_f64 f64; typedef
1483 typedef mediump_float64 f64; typedef
1509 typedef highp_float64_t f64; typedef
1663 typedef tvec1<f64, lowp> lowp_f64vec1;
1667 typedef tvec2<f64, lowp> lowp_f64vec2;
1671 typedef tvec3<f64, lowp> lowp_f64vec3;
1675 typedef tvec4<f64, lowp> lowp_f64vec4;
1679 typedef tvec1<f64, mediump> mediump_f64vec1;
1683 typedef tvec2<f64, mediump> mediump_f64vec2;
1687 typedef tvec3<f64, mediump> mediump_f64vec3;
[all …]
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/configs/common/lib/Target/PowerPC/ |
| D | PPCGenDAGISel.inc | 154 MVT::f64, 2/*#Ops*/, 1, 5, // Results = #6
158 …// Dst: (DFSTOREf64 (EXTRACT_SUBREG:{ *:[f64] } ?:{ *:[v2i64] }:$A, sub_64:{ *:[i32] }), iaddrX4:{…
164 MVT::f64, 2/*#Ops*/, 1, 5, // Results = #6
168 …// Dst: (XFSTOREf64 (EXTRACT_SUBREG:{ *:[f64] } ?:{ *:[v2i64] }:$A, sub_64:{ *:[i32] }), xaddrX4:{…
176 MVT::f64, 2/*#Ops*/, 1, 5, // Results = #6
180 …// Dst: (XFSTOREf64 (EXTRACT_SUBREG:{ *:[f64] } ?:{ *:[v2i64] }:$A, sub_64:{ *:[i32] }), xoaddr:{ …
191 MVT::f64, 2/*#Ops*/, 6, 7, // Results = #8
195 …// Dst: (DFSTOREf64 (EXTRACT_SUBREG:{ *:[f64] } (XXPERMDI:{ *:[v4i32] } ?:{ *:[v2i64] }:$A, ?:{ *:…
204 MVT::f64, 2/*#Ops*/, 6, 7, // Results = #8
208 …// Dst: (XFSTOREf64 (EXTRACT_SUBREG:{ *:[f64] } (XXPERMDI:{ *:[v4i32] } ?:{ *:[v2i64] }:$A, ?:{ *:…
[all …]
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/ |
| D | ARMCallingConv.td | 32 // Handle all vector types as either f64 or v2f64.
33 CCIfType<[v1i64, v2i32, v4i16, v4f16, v8i8, v2f32], CCBitConvertToType<f64>>,
36 // f64 and v2f64 are passed in adjacent GPRs, possibly split onto the stack
37 CCIfType<[f64, v2f64], CCCustom<"CC_ARM_APCS_Custom_f64">>,
43 CCIfType<[f64], CCAssignToStack<8, 4>>,
58 // Handle all vector types as either f64 or v2f64.
59 CCIfType<[v1i64, v2i32, v4i16, v4f16, v8i8, v2f32], CCBitConvertToType<f64>>,
62 CCIfType<[f64, v2f64], CCCustom<"RetCC_ARM_APCS_Custom_f64">>,
73 // Handle all vector types as either f64 or v2f64.
74 CCIfType<[v1i64, v2i32, v4i16, v4f16, v8i8, v2f32], CCBitConvertToType<f64>>,
[all …]
|
| D | ARMInstrVFP.td | 14 def SDT_VMOVDRR : SDTypeProfile<1, 2, [SDTCisVT<0, f64>, SDTCisVT<1, i32>,
17 SDTCisVT<2, f64>]>;
89 def vfp_f64imm : Operand<f64>,
90 PatLeaf<(f64 fpimm), [{
146 [(set DPR:$Dd, (f64 (alignedload32 addrmode5:$addr)))]>,
168 [(alignedstore32 (f64 DPR:$Dd), addrmode5:$addr)]>,
371 IIC_fpALU64, "vadd", ".f64\t$Dd, $Dn, $Dm",
372 [(set DPR:$Dd, (fadd DPR:$Dn, (f64 DPR:$Dm)))]>,
396 IIC_fpALU64, "vsub", ".f64\t$Dd, $Dn, $Dm",
397 [(set DPR:$Dd, (fsub DPR:$Dn, (f64 DPR:$Dm)))]>,
[all …]
|
| /third_party/glslang/Test/baseResults/ |
| D | spv.float64.frag.out | 42 Name 85 "f64"
61 Name 291 "f64"
67 Name 374 "f64"
77 Name 426 "f64"
236 85(f64): 33(ptr) Variable Function
293 Store 85(f64) 91
299 Store 85(f64) 96
305 Store 85(f64) 101
311 Store 85(f64) 106
314 112:26(float64_t) Load 85(f64)
[all …]
|
| /third_party/rust/crates/bindgen/bindgen-tests/tests/expectations/tests/ |
| D | infinite-macro.rs | 8 pub const INFINITY: f64 = ::std::f64::INFINITY;
9 pub const NAN: f64 = ::std::f64::NAN;
|
| /third_party/typescript/tests/baselines/reference/ |
| D | templateLiteralTypes4.types | 446 readonly type: "i8" | "i16" | "i32" | "i64" | "u8" | "u16" | "u32" | "u64" | "f32" | "f64";
447 >type : "i8" | "i16" | "i32" | "i64" | "u8" | "u16" | "u32" | "u64" | "f32" | "f64"
453 T extends "i8" | "i16" | "i32" | "u8" | "u16" | "u32" | "f32" | "f64" ? number :
454 T extends "f32" | "f64" ? bigint :
507 …f64"; }, { name: "y"; type: "f64"; }]> & TypedObjectNamedMembers<[{ name: "x"; type: "f64"; }, { n…
509 { name: "x", type: "f64" },
511 >type : "f64"
513 { name: "y", type: "f64" },
515 >type : "f64"
524 … 0 | 1>(index: I) => FieldType<Extract<[{ name: "x"; type: "f64"; }, { name: "y"; type: "f64"; }][…
[all …]
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Mips/ |
| D | MipsCallingConv.td | 54 // For hard-float, f128 values are returned as a pair of f64's rather than a
57 CCBitConvertToType<f64>,
90 CCIfType<[f64], CCAssignToStack<8, 8>>
107 // f64 arguments are returned in D0_64 and D2_64 in FP64bit mode or
109 CCIfType<[f64], CCIfSubtarget<"isFP64bit()", CCAssignToReg<[D0_64, D2_64]>>>,
110 CCIfType<[f64], CCIfSubtargetNot<"isFP64bit()", CCAssignToReg<[D0, D1]>>>
157 // f64 arguments are passed in double precision FP registers.
158 CCIfType<[f64], CCAssignToRegWithShadow<[D12_64, D13_64, D14_64, D15_64,
165 CCIfType<[i64, f64], CCAssignToStack<8, 8>>
180 CCIfType<[i64, f64], CCAssignToReg<[A0_64, A1_64, A2_64, A3_64,
[all …]
|