| /third_party/node/deps/v8/src/codegen/arm64/ |
| D | macro-assembler-arm64.h | 263 V(fcvtl, Fcvtl) \
1572 fcvtl(vd, vn); in Fcvtl()
|
| D | assembler-arm64.h | 1709 void fcvtl(const VRegister& vd, const VRegister& vn);
|
| D | assembler-arm64.cc | 2750 void Assembler::fcvtl(const VRegister& vd, const VRegister& vn) { in fcvtl() function in v8::internal::Assembler
|
| /third_party/skia/src/core/ |
| D | SkVM.h | 317 fcvtl, // f16 in low half -> f32 variable
|
| D | SkVM.cpp | 2377 void Assembler::fcvtl(V d, V n) { this->op(0b0'0'0'01110'0'0'10000'10111'10, n,d); } in fcvtl() function in skvm::Assembler
4233 a->fcvtl (dst(), dst()); // 4x f16 -> 4x f32 in jit()
|
| /third_party/node/deps/v8/src/execution/arm64/ |
| D | simulator-arm64.h | 2138 LogicVRegister fcvtl(VectorFormat vform, LogicVRegister dst,
|
| D | simulator-logic-arm64.cc | 3796 LogicVRegister Simulator::fcvtl(VectorFormat vform, LogicVRegister dst, in fcvtl() function in v8::internal::Simulator
|
| D | simulator-arm64.cc | 4033 fcvtl(vf_fcvtl, rd, rn); in VisitNEON2RegMisc()
|
| /third_party/skia/tests/ |
| D | SkVMTest.cpp | 1710 a.fcvtl (A::v4, A::v3); in DEF_TEST()
|
| /third_party/vixl/test/aarch64/ |
| D | test-trace-aarch64.cc | 2571 __ fcvtl(v8.V2D(), v25.V2S()); in GenerateTestSequenceNEONFP() local
2572 __ fcvtl(v27.V4S(), v14.V4H()); in GenerateTestSequenceNEONFP() local
|
| D | test-simulator-aarch64.cc | 4808 DEFINE_TEST_NEON_2DIFF_FP_LONG(fcvtl, Conversions) in DEFINE_TEST_NEON_2DIFF_FP_SCALAR_SD()
|
| D | test-cpu-features-aarch64.cc | 3182 TEST_FP_NEON(fcvtl_0, fcvtl(v0.V4S(), v1.V4H()))
3183 TEST_FP_NEON(fcvtl_1, fcvtl(v0.V2D(), v1.V2S()))
|
| /third_party/vixl/src/aarch64/ |
| D | simulator-aarch64.h | 4303 LogicVRegister fcvtl(VectorFormat vform,
|
| D | assembler-aarch64.h | 2394 void fcvtl(const VRegister& vd, const VRegister& vn);
|
| D | assembler-aarch64.cc | 3040 void Assembler::fcvtl(const VRegister& vd, const VRegister& vn) { in fcvtl() function in vixl::aarch64::Assembler
|
| D | logic-aarch64.cc | 5948 LogicVRegister Simulator::fcvtl(VectorFormat vform, in fcvtl() function in vixl::aarch64::Simulator
|
| D | macro-assembler-aarch64.h | 1530 fcvtl(vd, vn); in Fcvtl()
|
| D | simulator-aarch64.cc | 6810 fcvtl(vf_fcvtl, rd, rn); in Simulator()
|
| /third_party/vixl/test/test-trace-reference/ |
| D | log-disasm | 2217 0x~~~~~~~~~~~~~~~~ 0e617b28 fcvtl v8.2d, v25.2s
2218 0x~~~~~~~~~~~~~~~~ 0e2179db fcvtl v27.4s, v14.4h
|
| D | log-disasm-colour | 2217 0x~~~~~~~~~~~~~~~~ 0e617b28 fcvtl v8.2d, v25.2s
2218 0x~~~~~~~~~~~~~~~~ 0e2179db fcvtl v27.4s, v14.4h
|
| D | log-cpufeatures-custom | 2216 0x~~~~~~~~~~~~~~~~ 0e617b28 fcvtl v8.2d, v25.2s ### {FP, NEON} ###
2217 0x~~~~~~~~~~~~~~~~ 0e2179db fcvtl v27.4s, v14.4h ### {FP, NEON} ###
|
| D | log-cpufeatures-colour | 2216 0x~~~~~~~~~~~~~~~~ 0e617b28 fcvtl v8.2d, v25.2s [1;35mFP, NEON[0;m
2217 0x~~~~~~~~~~~~~~~~ 0e2179db fcvtl v27.4s, v14.4h [1;35mFP, NEON[0;m
|
| D | log-cpufeatures | 2216 0x~~~~~~~~~~~~~~~~ 0e617b28 fcvtl v8.2d, v25.2s // Needs: FP, NEON
2217 0x~~~~~~~~~~~~~~~~ 0e2179db fcvtl v27.4s, v14.4h // Needs: FP, NEON
|
| D | log-all | 9688 0x~~~~~~~~~~~~~~~~ 0e617b28 fcvtl v8.2d, v25.2s
9690 0x~~~~~~~~~~~~~~~~ 0e2179db fcvtl v27.4s, v14.4h
|
| /third_party/vixl/doc/aarch64/ |
| D | supported-instructions-aarch64.md | 3693 void fcvtl(const VRegister& vd, const VRegister& vn)
|