Home
last modified time | relevance | path

Searched refs:is64BitVector (Results 1 – 8 of 8) sorted by relevance

/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/
DARMISelDAGToDAG.cpp310 bool is64BitVector);
1868 unsigned NumVecs, bool is64BitVector) { in GetVLDSTAlign() argument
1870 if (!is64BitVector && NumVecs < 3) in GetVLDSTAlign()
2024 bool is64BitVector = VT.is64BitVector(); in SelectVLD() local
2025 Align = GetVLDSTAlign(Align, dl, NumVecs, is64BitVector); in SelectVLD()
2052 if (!is64BitVector) in SelectVLD()
2068 if (is64BitVector || NumVecs <= 2) { in SelectVLD()
2069 unsigned Opc = (is64BitVector ? DOpcodes[OpcodeIndex] : in SelectVLD()
2137 unsigned Sub0 = (is64BitVector ? ARM::dsub_0 : ARM::qsub_0); in SelectVLD()
2166 bool is64BitVector = VT.is64BitVector(); in SelectVST() local
[all …]
DARMISelLowering.cpp6012 EVT VT8Bit = VT.is64BitVector() ? MVT::v8i8 : MVT::v16i8; in LowerCTPOP()
6018 unsigned NumElts = VT.is64BitVector() ? 8 : 16; in LowerCTPOP()
6890 if (VT.is64BitVector() && EltSz == 32) in isVUZPMask()
6926 if (VT.is64BitVector() && EltSz == 32) in isVUZP_v_undef_Mask()
6964 if (VT.is64BitVector() && EltSz == 32) in isVZIPMask()
6997 if (VT.is64BitVector() && EltSz == 32) in isVZIP_v_undef_Mask()
7621 (VT.is128BitVector() || VT.is64BitVector())) { in isShuffleMaskLegal()
8618 assert(Op0.getValueType().is64BitVector() && in LowerMUL()
8619 Op1.getValueType().is64BitVector() && in LowerMUL()
11111 if (!N->getValueType(0).is64BitVector()) in AddCombineToVPADD()
[all …]
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/include/llvm/CodeGen/
DValueTypes.h177 bool is64BitVector() const { in is64BitVector() function
178 return isSimple() ? V.is64BitVector() : isExtended64BitVector(); in is64BitVector()
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/
DAArch64CallingConvention.cpp97 else if (LocVT.SimpleTy == MVT::f64 || LocVT.is64BitVector()) in CC_AArch64_Custom_Block()
DAArch64ISelLowering.cpp2924 assert(Op0.getValueType().is64BitVector() && in LowerMUL()
2925 Op1.getValueType().is64BitVector() && in LowerMUL()
3411 else if (RegVT == MVT::f64 || RegVT.is64BitVector()) in LowerFormalArguments()
5194 EVT VT8Bit = VT.is64BitVector() ? MVT::v8i8 : MVT::v16i8; in LowerCTPOP()
5200 unsigned NumElts = VT.is64BitVector() ? 8 : 16; in LowerCTPOP()
8249 (VT.is128BitVector() || VT.is64BitVector())) { in isShuffleMaskLegal()
10511 if (!NarrowTy.is64BitVector()) in tryExtendDUPToExtractHigh()
10729 assert(LHS.getValueType().is64BitVector() && in tryCombineLongOpWithDup()
10730 RHS.getValueType().is64BitVector() && in tryCombineLongOpWithDup()
DAArch64FastISel.cpp2996 else if ((VT >= MVT::f16 && VT <= MVT::f64) || VT.is64BitVector() || in fastLowerArguments()
3040 } else if ((VT == MVT::f64) || VT.is64BitVector()) { in fastLowerArguments()
DAArch64ISelDAGToDAG.cpp1245 } else if (VT == MVT::f64 || VT.is64BitVector()) { in tryIndexedLoad()
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/include/llvm/Support/
DMachineValueType.h341 bool is64BitVector() const { in is64BitVector() function