Home
last modified time | relevance | path

Searched refs:nir_imm_ivec4 (Results 1 – 18 of 18) sorted by relevance

/third_party/mesa3d/src/compiler/nir/tests/
Dssa_def_bits_used_tests.cpp81 nir_ssa_def *src0 = nir_imm_ivec4(&bld, in TEST_F()
110 nir_ssa_def *src0 = nir_imm_ivec4(&bld, in TEST_F()
141 nir_ssa_def *src1 = nir_imm_ivec4(&bld, in TEST_F()
172 nir_ssa_def *src1 = nir_imm_ivec4(&bld, in TEST_F()
203 nir_ssa_def *src1 = nir_imm_ivec4(&bld, in TEST_F()
234 nir_ssa_def *src1 = nir_imm_ivec4(&bld, in TEST_F()
Dvars_tests.cpp2001 nir_store_var(b, out, nir_imm_ivec4(b, 0, 0, 0, 0), 1 << 0); in TEST_F()
2002 nir_store_var(b, out, nir_imm_ivec4(b, 1, 1, 1, 1), 1 << 1); in TEST_F()
2003 nir_store_var_volatile(b, out, nir_imm_ivec4(b, -1, -2, -3, -4), 0xf); in TEST_F()
2004 nir_store_var(b, out, nir_imm_ivec4(b, 2, 2, 2, 2), 1 << 2); in TEST_F()
2005 nir_store_var(b, out, nir_imm_ivec4(b, 3, 3, 3, 3), 1 << 3); in TEST_F()
/third_party/mesa3d/src/panfrost/util/
Dpan_lower_framebuffer.c228 nir_ssa_def *shifts = nir_imm_ivec4(b, 8 - x, 8 - y, 8 - z, 8 - w); in pan_pack_norm()
267 nir_ssa_def *top8 = nir_ushr(b, s, nir_imm_ivec4(b, 0x2, 0x2, 0x2, 0x2)); in pan_pack_unorm_1010102()
270 nir_ssa_def *bottom2 = nir_iand(b, s, nir_imm_ivec4(b, 0x3, 0x3, 0x3, 0x3)); in pan_pack_unorm_1010102()
294 v = nir_imin(b, v, nir_imm_ivec4(b, 511, 511, 511, 1)); in pan_pack_int_1010102()
295 v = nir_imax(b, v, nir_imm_ivec4(b, -512, -512, -512, -2)); in pan_pack_int_1010102()
297 v = nir_umin(b, v, nir_imm_ivec4(b, 1023, 1023, 1023, 3)); in pan_pack_int_1010102()
300 v = nir_ishl(b, v, nir_imm_ivec4(b, 0, 10, 20, 30)); in pan_pack_int_1010102()
317 v = nir_ishl(b, v, nir_imm_ivec4(b, 22, 12, 2, 0)); in pan_unpack_int_1010102()
320 v = nir_ishr(b, v, nir_imm_ivec4(b, 22, 22, 22, 30)); in pan_unpack_int_1010102()
322 v = nir_ushr(b, v, nir_imm_ivec4(b, 22, 22, 22, 30)); in pan_unpack_int_1010102()
Dpan_lower_writeout.c65 nir_ssa_def *zero4 = nir_imm_ivec4(b, 0, 0, 0, 0); in pan_nir_emit_combined_store()
/third_party/mesa3d/src/microsoft/compiler/
Ddxil_nir_lower_vs_vertex_conversion.c61 nir_ssa_def *rshift = nir_imm_ivec4(b, 22, 22, 22, 30); in from_10_10_10_2_scaled()
92 return nir_imm_ivec4(b, 22, 12, 2, 0); in lshift_rgba()
98 return nir_imm_ivec4(b, 2, 12, 22, 0); in lshift_bgra()
/third_party/mesa3d/src/intel/compiler/
Dbrw_nir_attribute_workarounds.c70 nir_ssa_def *shift = nir_imm_ivec4(b, 22, 22, 22, 30); in apply_attr_wa_instr()
Dbrw_nir_rt_builder.h494 nir_ssa_def *zero = nir_imm_ivec4(b, 0, 0, 0, 0); in brw_nir_memclear_global()
/third_party/mesa3d/src/compiler/nir/
Dnir_lower_blend.c170 return nir_imm_ivec4(b, 0, 0, 0, 0); in nir_logicop_func()
200 return nir_imm_ivec4(b, ~0, ~0, ~0, ~0); in nir_logicop_func()
Dnir_builder.h341 nir_imm_ivec4(nir_builder *build, int x, int y, int z, int w) in nir_imm_ivec4() function
/third_party/mesa3d/src/mesa/state_tracker/
Dst_pbo_compute.c495 nir_ssa_def *one = nir_imm_ivec4(b, 1, 0, 0, 0); in clamp_and_mask()
496 nir_ssa_def *two = nir_imm_ivec4(b, 1, 1, 0, 0); in clamp_and_mask()
497 nir_ssa_def *three = nir_imm_ivec4(b, 1, 1, 1, 0); in clamp_and_mask()
498 nir_ssa_def *four = nir_imm_ivec4(b, 1, 1, 1, 1); in clamp_and_mask()
615 nir_ssa_def *bsize = nir_imm_ivec4(&b, in create_conversion_shader()
/third_party/mesa3d/src/gallium/drivers/r600/sfn/
Dsfn_nir_lower_tess_io.cpp162 case 4: return nir_imm_ivec4(b, 0, 4, 8, 12); in load_offset_group()
174 auto full_mask = nir_imm_ivec4(b, 0, 4, 8, 12); in load_offset_group_from_mask()
Dsfn_nir.cpp451 addr = nir_iadd(&b, addr, nir_imm_ivec4(&b, 0, 4, 8, 12)); in r600_lower_shared_io_impl()
/third_party/mesa3d/src/amd/vulkan/
Dradv_rt_common.c92 nir_imm_ivec4(b, 0xffffffffu, 0xffffffffu, 0xffffffffu, 0xffffffffu), 0xf); in intersect_ray_amd_software_box()
432 return nir_imm_ivec4( in create_bvh_descriptor()
Dradv_nir_apply_pipeline_layout.c259 …return nir_imm_ivec4(b, samplers[constant_index * 4 + 0] & dword0_mask, samplers[constant_index * … in get_sampler_desc()
Dradv_meta_decompress.c57 nir_imm_ivec4(&b, b.shader->info.workgroup_size[0], b.shader->info.workgroup_size[1], in build_expand_depth_stencil_compute_shader()
Dradv_meta.c847 nir_imm_ivec4(b, b->shader->info.workgroup_size[0], b->shader->info.workgroup_size[1], in get_global_ids()
Dradv_acceleration_structure.c1684 nir_imm_ivec4(&b, b.shader->info.workgroup_size[0], b.shader->info.workgroup_size[1], in build_copy_shader()
/third_party/mesa3d/src/gallium/drivers/radeonsi/
Dsi_shaderlib_nir.c212 nir_channels(&b, nir_imm_ivec4(&b, tex->surface.u.gfx9.color.dcc_block_width, in gfx9_create_clear_dcc_msaa_cs()