Home
last modified time | relevance | path

Searched refs:samples_log2 (Results 1 – 8 of 8) sorted by relevance

/third_party/mesa3d/src/amd/vulkan/
Dradv_meta_resolve_fs.c116 create_resolve_pipeline(struct radv_device *device, int samples_log2, VkFormat format) in create_resolve_pipeline() argument
121 VkPipeline *pipeline = &device->meta_state.resolve_fragment.rc[samples_log2].pipeline[fs_key]; in create_resolve_pipeline()
129 uint32_t samples = 1 << samples_log2; in create_resolve_pipeline()
348 create_depth_stencil_resolve_pipeline(struct radv_device *device, int samples_log2, int index, in create_depth_stencil_resolve_pipeline() argument
365 pipeline = &device->meta_state.resolve_fragment.depth[samples_log2].average_pipeline; in create_depth_stencil_resolve_pipeline()
369 pipeline = &device->meta_state.resolve_fragment.depth[samples_log2].min_pipeline; in create_depth_stencil_resolve_pipeline()
371 pipeline = &device->meta_state.resolve_fragment.stencil[samples_log2].min_pipeline; in create_depth_stencil_resolve_pipeline()
375 pipeline = &device->meta_state.resolve_fragment.depth[samples_log2].max_pipeline; in create_depth_stencil_resolve_pipeline()
377 pipeline = &device->meta_state.resolve_fragment.stencil[samples_log2].max_pipeline; in create_depth_stencil_resolve_pipeline()
388 uint32_t samples = 1 << samples_log2; in create_depth_stencil_resolve_pipeline()
[all …]
Dradv_meta_decompress.c363 uint32_t samples_log2 = ffs(samples) - 1; in radv_get_depth_pipeline() local
366 if (!state->depth_decomp[samples_log2].decompress_pipeline) { in radv_get_depth_pipeline()
369 ret = create_pipeline(cmd_buffer->device, samples, state->depth_decomp[samples_log2].p_layout, in radv_get_depth_pipeline()
370 … DEPTH_DECOMPRESS, &state->depth_decomp[samples_log2].decompress_pipeline); in radv_get_depth_pipeline()
376 ret = create_pipeline(cmd_buffer->device, samples, state->depth_decomp[samples_log2].p_layout, in radv_get_depth_pipeline()
377 … DEPTH_RESUMMARIZE, &state->depth_decomp[samples_log2].resummarize_pipeline); in radv_get_depth_pipeline()
386 pipeline = &state->depth_decomp[samples_log2].decompress_pipeline; in radv_get_depth_pipeline()
389 pipeline = &state->depth_decomp[samples_log2].resummarize_pipeline; in radv_get_depth_pipeline()
Dradv_meta_resolve_cs.c491 uint32_t samples_log2 = ffs(samples) - 1; in radv_get_resolve_pipeline() local
495 pipeline = &state->resolve_compute.rc[samples_log2].i_pipeline; in radv_get_resolve_pipeline()
497 pipeline = &state->resolve_compute.rc[samples_log2].srgb_pipeline; in radv_get_resolve_pipeline()
499 pipeline = &state->resolve_compute.rc[samples_log2].pipeline; in radv_get_resolve_pipeline()
575 const uint32_t samples_log2 = ffs(samples) - 1; in emit_depth_stencil_resolve() local
615 pipeline = &device->meta_state.resolve_compute.depth[samples_log2].average_pipeline; in emit_depth_stencil_resolve()
619 pipeline = &device->meta_state.resolve_compute.depth[samples_log2].min_pipeline; in emit_depth_stencil_resolve()
621 pipeline = &device->meta_state.resolve_compute.stencil[samples_log2].min_pipeline; in emit_depth_stencil_resolve()
625 pipeline = &device->meta_state.resolve_compute.depth[samples_log2].max_pipeline; in emit_depth_stencil_resolve()
627 pipeline = &device->meta_state.resolve_compute.stencil[samples_log2].max_pipeline; in emit_depth_stencil_resolve()
Dradv_meta_clear.c321 uint32_t samples, samples_log2; in emit_color_clear() local
340 samples_log2 = ffs(samples) - 1; in emit_color_clear()
344 if (device->meta_state.color_clear[samples_log2][clear_att->colorAttachment] in emit_color_clear()
348 &device->meta_state.color_clear[samples_log2][clear_att->colorAttachment] in emit_color_clear()
356 pipeline = device->meta_state.color_clear[samples_log2][clear_att->colorAttachment] in emit_color_clear()
359 assert(samples_log2 < ARRAY_SIZE(device->meta_state.color_clear)); in emit_color_clear()
542 const struct radv_image_view *iview, int samples_log2, in pick_depthstencil_pipeline() argument
555 ? &meta_state->ds_clear[samples_log2].depthstencil_unrestricted_pipeline[index] in pick_depthstencil_pipeline()
556 : &meta_state->ds_clear[samples_log2].depthstencil_pipeline[index]; in pick_depthstencil_pipeline()
560 ? &meta_state->ds_clear[samples_log2].depth_only_unrestricted_pipeline[index] in pick_depthstencil_pipeline()
[all …]
Dradv_meta_fmask_expand.c97 const uint32_t samples_log2 = ffs(samples) - 1; in radv_expand_fmask_image_inplace() local
104 VkPipeline pipeline = device->meta_state.fmask_expand.pipeline[samples_log2]; in radv_expand_fmask_image_inplace()
Dradv_meta_fmask_copy.c295 uint32_t samples_log2 = ffs(samples) - 1; in radv_fmask_copy() local
298 cmd_buffer->device->meta_state.fmask_copy.pipeline[samples_log2]); in radv_fmask_copy()
Dradv_meta_bufimage.c1667 uint32_t samples_log2 = ffs(samples) - 1; in radv_meta_image_to_image_cs() local
1688 VkPipeline pipeline = cmd_buffer->device->meta_state.itoi.pipeline[samples_log2]; in radv_meta_image_to_image_cs()
1805 uint32_t samples_log2 = ffs(samples) - 1; in radv_meta_clear_image_cs() local
1816 VkPipeline pipeline = cmd_buffer->device->meta_state.cleari.pipeline[samples_log2]; in radv_meta_clear_image_cs()
/third_party/mesa3d/src/amd/compiler/
Daco_instruction_selection.cpp6646 Temp samples_log2 = bld.sop2(aco_opcode::s_bfe_u32, bld.def(s1), bld.def(s1, scc), dword3, in get_image_samples() local
6649 samples_log2); in get_image_samples()