Searched refs:src0_abs (Results 1 – 9 of 9) sorted by relevance
| /third_party/mesa3d/src/gallium/drivers/etnaviv/ |
| D | etnaviv_disasm.c | 58 uint32_t src0_abs : 1; member
556 .abs = instr->src0_abs, in print_instr()
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/ |
| D | R600InstrFormats.td | 132 bits<1> src0_abs;
139 let Word1{0} = src0_abs;
|
| D | R600ExpandSpecialInstrs.cpp | 276 SetFlagInNewMI(NewMI, &MI, R600::OpName::src0_abs); in runOnMachineFunction()
|
| D | R600Instructions.td | 107 R600_Reg32:$src0, NEG:$src0_neg, REL:$src0_rel, ABS:$src0_abs, SEL:$src0_sel,
112 "$src0_neg$src0_abs$src0$src0_abs$src0_rel, "
149 R600_Reg32:$src0, NEG:$src0_neg, REL:$src0_rel, ABS:$src0_abs, SEL:$src0_sel,
155 "$src0_neg$src0_abs$src0$src0_abs$src0_rel, "
|
| D | R600InstrInfo.cpp | 1301 OPERAND_CASE(R600::OpName::src0_abs) in getSlotedOps()
1341 R600::OpName::src0_abs, in buildSlotOfVectorInstruction()
1441 FlagIndex = getOperandIdx(MI, R600::OpName::src0_abs); in getFlagOp()
|
| D | EvergreenInstructions.td | 480 let src0_abs = 0;
|
| D | VOPInstructions.td | 587 let Inst{53} = !if(P.HasSrc0Mods, src0_modifiers{1}, 0); // src0_abs
|
| D | R600ISelLowering.cpp | 2277 TII->getOperandIdx(Opcode, R600::OpName::src0_abs), in PostISelFolding()
|
| /third_party/mesa3d/src/intel/compiler/ |
| D | brw_inst.h | 271 F(src0_abs, /* 4+ */ 77, 77, /* 12+ */ 44, 44)
|