Searched refs:src1_abs (Results 1 – 9 of 9) sorted by relevance
| /third_party/mesa3d/src/gallium/drivers/etnaviv/ |
| D | etnaviv_disasm.c | 68 uint32_t src1_abs : 1; member
566 .abs = instr->src1_abs, in print_instr()
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/ |
| D | R600InstrFormats.td | 133 bits<1> src1_abs;
140 let Word1{1} = src1_abs;
|
| D | R600ExpandSpecialInstrs.cpp | 277 SetFlagInNewMI(NewMI, &MI, R600::OpName::src1_abs); in runOnMachineFunction()
|
| D | R600InstrInfo.cpp | 1306 OPERAND_CASE(R600::OpName::src1_abs) in getSlotedOps()
1345 R600::OpName::src1_abs, in buildSlotOfVectorInstruction()
1444 FlagIndex = getOperandIdx(MI, R600::OpName::src1_abs); in getFlagOp()
|
| D | R600Instructions.td | 122 let src1_abs = 0;
150 R600_Reg32:$src1, NEG:$src1_neg, REL:$src1_rel, ABS:$src1_abs, SEL:$src1_sel,
156 "$src1_neg$src1_abs$src1$src1_abs$src1_rel, "
|
| D | EvergreenInstructions.td | 484 let src1_abs = 0;
|
| D | VOPInstructions.td | 589 let Inst{55} = !if(P.HasSrc1Mods, src1_modifiers{1}, 0); // src1_abs
|
| D | R600ISelLowering.cpp | 2278 TII->getOperandIdx(Opcode, R600::OpName::src1_abs), in PostISelFolding()
|
| /third_party/mesa3d/src/intel/compiler/ |
| D | brw_inst.h | 252 F(src1_abs, /* 4+ */ 109, 109, /* 12+ */ 120, 120)
|