Searched refs:v32f32 (Results 1 – 9 of 9) sorted by relevance
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/include/llvm/Support/ |
| D | MachineValueType.h | 132 v32f32 = 77, // 32 x f32 enumerator
524 case v32f32: in getVectorElementType()
579 case v32f32: in getVectorNumElements()
808 case v32f32: return TypeSize::Fixed(1024); in getSizeInBits()
1000 if (NumElements == 32) return MVT::v32f32; in getVectorVT()
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/ |
| D | SIRegisterInfo.td | 586 def SGPR_1024 : RegisterClass<"AMDGPU", [v32i32, v32f32], 32,
591 def SReg_1024 : RegisterClass<"AMDGPU", [v32i32, v32f32], 32,
647 def VReg_1024 : RegisterClass<"AMDGPU", [v32i32, v32f32], 32,
678 def AReg_1024 : RegisterClass<"AMDGPU", [v32i32, v32f32], 32,
|
| D | SIInstrInfo.td | 2307 def VOP_V32F32_F32_F32_V32F32 : VOPProfile <[v32f32, f32, f32, v32f32]>;
2310 def VOP_V32F32_V4F16_V4F16_V32F32 : VOPProfile <[v32f32, v4f16, v4f16, v32f32]>;
2313 def VOP_V32F32_V2I16_V2I16_V32F32 : VOPProfile <[v32f32, v2i16, v2i16, v32f32]>;
|
| D | SIInstructions.td | 959 f32, v32f32, Index, !cast<SubRegIndex>(sub#Index)
963 f32, v32f32, Index, !cast<SubRegIndex>(sub#Index)
1058 def : BitConvert <v32i32, v32f32, VReg_1024>;
1059 def : BitConvert <v32f32, v32i32, VReg_1024>;
|
| D | AMDGPUISelLowering.cpp | 91 setOperationAction(ISD::LOAD, MVT::v32f32, Promote); in AMDGPUTargetLowering()
92 AddPromotedToType(ISD::LOAD, MVT::v32f32, MVT::v32i32); in AMDGPUTargetLowering()
158 setLoadExtAction(ISD::EXTLOAD, MVT::v32f32, MVT::v32f16, Expand); in AMDGPUTargetLowering()
191 setOperationAction(ISD::STORE, MVT::v32f32, Promote); in AMDGPUTargetLowering()
192 AddPromotedToType(ISD::STORE, MVT::v32f32, MVT::v32i32); in AMDGPUTargetLowering()
222 setTruncStoreAction(MVT::v32f32, MVT::v32f16, Expand); in AMDGPUTargetLowering()
298 setOperationAction(ISD::EXTRACT_SUBVECTOR, MVT::v32f32, Custom); in AMDGPUTargetLowering()
|
| D | SIISelLowering.cpp | 163 addRegisterClass(MVT::v32f32, &AMDGPU::VReg_1024RegClass); in SITargetLowering()
263 MVT::v32i32, MVT::v32f32 }) { in SITargetLowering()
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/ |
| D | ValueTypes.cpp | 222 case MVT::v32f32: return VectorType::get(Type::getFloatTy(Context), 32); in getTypeForEVT()
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/include/llvm/CodeGen/ |
| D | ValueTypes.td | 104 def v32f32 : ValueType<1024, 77>; // 32 x f32 vector value
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/include/llvm/IR/ |
| D | Intrinsics.td | 282 def llvm_v32f32_ty : LLVMType<v32f32>; // 32 x float
|