Home
last modified time | relevance | path

Searched refs:workgroup_size (Results 1 – 25 of 1994) sorted by relevance

12345678910>>...80

/third_party/mesa3d/src/intel/compiler/
Dbrw_nir_lower_cs_intrinsics.c97 size_x = nir_imm_int(b, nir->info.workgroup_size[0]); in lower_cs_intrinsics_convert_block()
98 size_y = nir_imm_int(b, nir->info.workgroup_size[1]); in lower_cs_intrinsics_convert_block()
132 nir->info.workgroup_size[1] % 4 == 0) { in lower_cs_intrinsics_convert_block()
231 size = nir_imm_int(b, nir->info.workgroup_size[0] * in lower_cs_intrinsics_convert_block()
232 nir->info.workgroup_size[1] * in lower_cs_intrinsics_convert_block()
233 nir->info.workgroup_size[2]); in lower_cs_intrinsics_convert_block()
286 assert(nir->info.workgroup_size[0] % 2 == 0); in brw_nir_lower_cs_intrinsics()
287 assert(nir->info.workgroup_size[1] % 2 == 0); in brw_nir_lower_cs_intrinsics()
289 ASSERTED unsigned workgroup_size = in brw_nir_lower_cs_intrinsics() local
290 nir->info.workgroup_size[0] * in brw_nir_lower_cs_intrinsics()
[all …]
Dbrw_simd_selection.c75 const unsigned workgroup_size = prog_data->local_size[0] * in brw_simd_should_compile() local
89 workgroup_size <= (width / 2)) { in brw_simd_should_compile()
92 width, workgroup_size, width / 2); in brw_simd_should_compile()
96 if (DIV_ROUND_UP(workgroup_size, width) > max_threads) { in brw_simd_should_compile()
99 width, workgroup_size, max_threads); in brw_simd_should_compile()
Dbrw_mesh.cpp210 prog_data->base.local_size[0] = nir->info.workgroup_size[0]; in brw_compile_task()
211 prog_data->base.local_size[1] = nir->info.workgroup_size[1]; in brw_compile_task()
212 prog_data->base.local_size[2] = nir->info.workgroup_size[2]; in brw_compile_task()
553 const unsigned workgroup_size = nir->info.workgroup_size[0] * in brw_nir_initialize_mue() local
554 nir->info.workgroup_size[1] * in brw_nir_initialize_mue()
555 nir->info.workgroup_size[2]; in brw_nir_initialize_mue()
560 unsigned prims_per_inv = map->max_primitives / workgroup_size; in brw_nir_initialize_mue()
573 prim_in_inv * workgroup_size); in brw_nir_initialize_mue()
583 unsigned remaining = map->max_primitives % workgroup_size; in brw_nir_initialize_mue()
594 prims_per_inv * workgroup_size); in brw_nir_initialize_mue()
[all …]
/third_party/skia/third_party/externals/tint/test/var/uses/
Dworkgroup.wgsl.expected.wgsl30 [[stage(compute), workgroup_size(1)]]
36 [[stage(compute), workgroup_size(1)]]
42 [[stage(compute), workgroup_size(1)]]
48 [[stage(compute), workgroup_size(1)]]
Dprivate.wgsl.expected.wgsl30 [[stage(compute), workgroup_size(1)]]
36 [[stage(compute), workgroup_size(1)]]
42 [[stage(compute), workgroup_size(1)]]
48 [[stage(compute), workgroup_size(1)]]
Dworkgroup.wgsl28 [[stage(compute), workgroup_size(1)]]
34 [[stage(compute), workgroup_size(1)]]
40 [[stage(compute), workgroup_size(1)]]
46 [[stage(compute), workgroup_size(1)]]
Dprivate.wgsl28 [[stage(compute), workgroup_size(1)]]
34 [[stage(compute), workgroup_size(1)]]
40 [[stage(compute), workgroup_size(1)]]
46 [[stage(compute), workgroup_size(1)]]
/third_party/mesa3d/src/gallium/drivers/radeonsi/
Dsi_shaderlib_nir.c145 b.shader->info.workgroup_size[0] = 8; in si_create_dcc_retile_cs()
146 b.shader->info.workgroup_size[1] = 8; in si_create_dcc_retile_cs()
147 b.shader->info.workgroup_size[2] = 1; in si_create_dcc_retile_cs()
193 b.shader->info.workgroup_size[0] = 8; in gfx9_create_clear_dcc_msaa_cs()
194 b.shader->info.workgroup_size[1] = 8; in gfx9_create_clear_dcc_msaa_cs()
195 b.shader->info.workgroup_size[2] = 1; in gfx9_create_clear_dcc_msaa_cs()
241 b.shader->info.workgroup_size[0] = 64; in si_create_clear_buffer_rmw_cs()
242 b.shader->info.workgroup_size[1] = 1; in si_create_clear_buffer_rmw_cs()
243 b.shader->info.workgroup_size[2] = 1; in si_create_clear_buffer_rmw_cs()
/third_party/mesa3d/src/mesa/main/
Dcompute.c330 info.block[0] = prog->info.workgroup_size[0]; in dispatch_compute()
331 info.block[1] = prog->info.workgroup_size[1]; in dispatch_compute()
332 info.block[2] = prog->info.workgroup_size[2]; in dispatch_compute()
375 info.block[0] = prog->info.workgroup_size[0]; in dispatch_compute_indirect()
376 info.block[1] = prog->info.workgroup_size[1]; in dispatch_compute_indirect()
377 info.block[2] = prog->info.workgroup_size[2]; in dispatch_compute_indirect()
/third_party/mesa3d/src/compiler/nir/
Dnir_lower_system_values.c368 unsigned size_x = b->shader->info.workgroup_size[0]; in lower_compute_system_value_instr()
438 is_zero |= b->shader->info.workgroup_size[0] == 1 ? 0x1 : 0x0; in lower_compute_system_value_instr()
439 is_zero |= b->shader->info.workgroup_size[1] == 1 ? 0x2 : 0x0; in lower_compute_system_value_instr()
440 is_zero |= b->shader->info.workgroup_size[2] == 1 ? 0x4 : 0x0; in lower_compute_system_value_instr()
497 workgroup_size_const[0].u32 = b->shader->info.workgroup_size[0]; in lower_compute_system_value_instr()
498 workgroup_size_const[1].u32 = b->shader->info.workgroup_size[1]; in lower_compute_system_value_instr()
499 workgroup_size_const[2].u32 = b->shader->info.workgroup_size[2]; in lower_compute_system_value_instr()
Dnir_lower_variable_initializers.c158 const unsigned local_count = shader->info.workgroup_size[0] * in nir_zero_initialize_shared_memory()
159 shader->info.workgroup_size[1] * in nir_zero_initialize_shared_memory()
160 shader->info.workgroup_size[2]; in nir_zero_initialize_shared_memory()
Dnir_opt_uniform_atomics.c183 shader->info.workgroup_size[i] > 1) << i; in is_atomic_already_optimized()
330 shader->info.workgroup_size[0] == 1 && shader->info.workgroup_size[1] == 1 && in nir_opt_uniform_atomics()
331 shader->info.workgroup_size[2] == 1) in nir_opt_uniform_atomics()
Dnir_lower_task_shader.c197 const unsigned invocations = b->shader->info.workgroup_size[0] * in emit_shared_to_payload_copy()
198 b->shader->info.workgroup_size[1] * in emit_shared_to_payload_copy()
199 b->shader->info.workgroup_size[2]; in emit_shared_to_payload_copy()
/third_party/mesa3d/src/amd/vulkan/
Dradv_meta_fmask_copy.c35 b.shader->info.workgroup_size[0] = 8; in build_fmask_copy_compute_shader()
36 b.shader->info.workgroup_size[1] = 8; in build_fmask_copy_compute_shader()
49 nir_imm_ivec3(&b, b.shader->info.workgroup_size[0], b.shader->info.workgroup_size[1], in build_fmask_copy_compute_shader()
50 b.shader->info.workgroup_size[2]); in build_fmask_copy_compute_shader()
Dradv_meta_buffer.c11 b.shader->info.workgroup_size[0] = 64; in build_buffer_fill_shader()
21 b.shader->info.workgroup_size[0]), in build_buffer_fill_shader()
35 b.shader->info.workgroup_size[0] = 64; in build_buffer_copy_shader()
46 b.shader->info.workgroup_size[0]), in build_buffer_copy_shader()
/third_party/mesa3d/src/intel/blorp/
Dblorp_priv.h450 nir->info.workgroup_size[0] = 16 / local_y; in blorp_set_cs_dims()
451 nir->info.workgroup_size[1] = local_y; in blorp_set_cs_dims()
452 nir->info.workgroup_size[2] = 1; in blorp_set_cs_dims()
/third_party/skia/third_party/externals/tint/test/bug/tint/
D1113.wgsl.expected.wgsl102 [[stage(compute), workgroup_size(128)]]
127 [[stage(compute), workgroup_size(128)]]
143 [[stage(compute), workgroup_size(128)]]
D1113.wgsl98 [[stage(compute), workgroup_size(128)]]
135 [[stage(compute), workgroup_size(128)]]
158 [[stage(compute), workgroup_size(128)]]
/third_party/mesa3d/src/microsoft/clc/
Dclc_compiler.c1061 memcpy(metadata->local_size, nir->info.workgroup_size, in clc_spirv_to_dxil()
1068 for (unsigned i = 0; i < ARRAY_SIZE(nir->info.workgroup_size); i++) { in clc_spirv_to_dxil()
1070 conf->local_size[i] == nir->info.workgroup_size[i]) in clc_spirv_to_dxil()
1073 if (nir->info.workgroup_size[i] && in clc_spirv_to_dxil()
1074 nir->info.workgroup_size[i] != conf->local_size[i]) { in clc_spirv_to_dxil()
1079 nir->info.workgroup_size[i] = conf->local_size[i]; in clc_spirv_to_dxil()
1081 memcpy(metadata->local_size, nir->info.workgroup_size, in clc_spirv_to_dxil()
1085 for (unsigned i = 0; i < ARRAY_SIZE(nir->info.workgroup_size); i++) { in clc_spirv_to_dxil()
1086 if (nir->info.workgroup_size[i] == 0) in clc_spirv_to_dxil()
1087 nir->info.workgroup_size[i] = 1; in clc_spirv_to_dxil()
/third_party/skia/third_party/externals/tint/src/sem/
Dfunction.h80 void SetWorkgroupSize(sem::WorkgroupSize workgroup_size) { in SetWorkgroupSize() argument
81 workgroup_size_ = std::move(workgroup_size); in SetWorkgroupSize()
/third_party/mesa3d/src/amd/common/
Dac_shader_util.c767 unsigned workgroup_size = MAX2(es_verts, gs_inst_prims); in ac_compute_esgs_workgroup_size() local
768 return CLAMP(workgroup_size, 1, 256); in ac_compute_esgs_workgroup_size()
787 unsigned workgroup_size = MAX4(max_vtx_in, max_vtx_out, max_prim_in, max_prim_out); in ac_compute_ngg_workgroup_size() local
789 return CLAMP(workgroup_size, 1, 256); in ac_compute_ngg_workgroup_size()
/third_party/skia/third_party/externals/tint/test/samples/
Dfunction.wgsl.expected.wgsl5 [[stage(compute), workgroup_size(2)]]
/third_party/skia/third_party/externals/tint/test/intrinsics/gen/storageBarrier/
Dd87211.wgsl.expected.wgsl5 [[stage(compute), workgroup_size(1)]]
/third_party/skia/third_party/externals/tint/test/intrinsics/gen/workgroupBarrier/
Da17f7f.wgsl.expected.wgsl5 [[stage(compute), workgroup_size(1)]]
/third_party/skia/third_party/externals/tint/test/expressions/bitcast/scalar/
Di32min-u32.wgsl1 [[stage(compute), workgroup_size(1)]]

12345678910>>...80