Home
last modified time | relevance | path

Searched refs:gfx11 (Results 1 – 14 of 14) sorted by relevance

/third_party/mesa3d/src/amd/addrlib/
Dmeson.build43 'src/gfx11/gfx11addrlib.cpp',
44 'src/gfx11/gfx11addrlib.h',
45 'src/gfx11/gfx11SwizzlePattern.h',
48 'src/chip/gfx11/gfx11_gb_reg.h',
80 'src/chip/gfx10', 'src/chip/gfx11',
/third_party/mesa3d/src/amd/common/
Dmeson.build30 '../registers/gfx11.json',
35 '../registers/gfx11-rsrc.json',
59 '../../util/format/u_format.csv', '../registers/gfx10-rsrc.json', '../registers/gfx11-rsrc.json'
Dac_surface.c1438 sin.forbiddenBlock.gfx11.thin256KB = 1; in gfx9_get_preferred_swizzle_mode()
1439 sin.forbiddenBlock.gfx11.thick256KB = 1; in gfx9_get_preferred_swizzle_mode()
1466 sin.forbiddenBlock.gfx11.thin256KB = 1; in gfx9_get_preferred_swizzle_mode()
1467 sin.forbiddenBlock.gfx11.thick256KB = 1; in gfx9_get_preferred_swizzle_mode()
/third_party/mesa3d/src/amd/addrlib/src/gfx11/
Dgfx11addrlib.h483 …allowedBlockSet.gfx11.thin256KB = (allowedSwModeSet.value & Gfx11Rsrc3dThin256KBSwModeMask) ? TR… in GetAllowedBlockSet()
484 …allowedBlockSet.gfx11.thick256KB = (allowedSwModeSet.value & Gfx11Rsrc3dThick256KBSwModeMask) ? TR… in GetAllowedBlockSet()
490 …allowedBlockSet.gfx11.thin256KB = (allowedSwModeSet.value & Gfx11Blk256KBSwModeMask) ? TRUE : FALS… in GetAllowedBlockSet()
Dgfx11addrlib.cpp2454 pIn->forbiddenBlock.gfx11.thin256KB ? 0 : in HwlGetPreferredSurfaceSetting()
2457 pIn->forbiddenBlock.gfx11.thick256KB ? 0 : in HwlGetPreferredSurfaceSetting()
2679 allowedBlockSet.gfx11.thin256KB = 0; in HwlGetPreferredSurfaceSetting()
/third_party/mesa3d/docs/relnotes/
D22.2.0.rst850 - radv: Mark all formats as DCC compatible with each other on gfx11.
851 - radv: gfx11 register changes.
853 - radv: Add gfx11 DCC fast clear support.
854 - radv: Disable transform feedback for gfx11.
1070 - radeonsi/vcn: enable vcn 4.0 encode for gfx11 asic
2675 - radeonsi/gfx11: VRS changes
2699 - radeonsi/gfx11: update codec support for gfx11
2700 - radeonsi/vcn: add decode software ring support for gfx11
2701 - radeonsi/vcn: add jpeg decode support for gfx11
3897 - amd/registers: add gfx11 to the json generator
[all …]
D22.2.4.rst147 - radeonsi/gfx11: fix compute scratch buffer - WAVES is always per SE
169 - ac/llvm: fix gfx11 fs input load for 16bit varying
D22.2.1.rst184 - radeonsi/gfx11: don't set VERTS_PER_SUBGRP to 0
D21.0.0.rst3194 - aco/tests: Fix GFX10_3 being printed as gfx11
D22.0.0.rst1561 - iris: Merge gfx11\_ and gfx12_upload_pixel_hashing_tables() into the same function.
/third_party/mesa3d/src/intel/common/
Dmeson.build114 ['90', 'gfx9'], ['110', 'gfx11'], ['120', 'gfx12'],
/third_party/mesa3d/src/intel/vulkan/
Dmeson.build30 '--device-prefix', 'gfx11', '--device-prefix', 'gfx12',
/third_party/mesa3d/src/intel/tools/
Dmeson.build211 ['icl', 'gfx11'],
/third_party/mesa3d/src/amd/addrlib/inc/
Daddrinterface.h3766 } gfx11; member
3854 } gfx11; member