Searched defs:shll (Results 1 – 5 of 5) sorted by relevance
/third_party/node/deps/v8/src/compiler/backend/x64/ |
D | code-generator-x64.cc | 2594 __ shll(i.OutputRegister(), Immediate(1)); in AssembleArchInstruction() local 2599 __ shll(i.OutputRegister(), Immediate(1)); in AssembleArchInstruction() local 2601 __ shll(i.OutputRegister(), Immediate(2)); in AssembleArchInstruction() local 2603 __ shll(i.OutputRegister(), Immediate(3)); in AssembleArchInstruction() local
|
/third_party/vixl/test/aarch64/ |
D | test-trace-aarch64.cc | 1419 __ shll(v5.V2D(), v24.V2S(), 32); in GenerateTestSequenceNEON() local 1420 __ shll(v26.V4S(), v20.V4H(), 16); in GenerateTestSequenceNEON() local 1421 __ shll(v5.V8H(), v9.V8B(), 8); in GenerateTestSequenceNEON() local
|
/third_party/node/deps/v8/src/execution/arm64/ |
D | simulator-logic-arm64.cc | 1365 LogicVRegister Simulator::shll(VectorFormat vform, LogicVRegister dst, in shll() function in v8::internal::Simulator
|
/third_party/vixl/src/aarch64/ |
D | assembler-aarch64.cc | 3488 void Assembler::shll(const VRegister& vd, const VRegister& vn, int shift) { in shll() function in vixl::aarch64::Assembler
|
D | logic-aarch64.cc | 1521 LogicVRegister Simulator::shll(VectorFormat vform, in shll() function in vixl::aarch64::Simulator
|