Home
last modified time | relevance | path

Searched refs:HAVE_RST_BAR (Results 1 – 13 of 13) sorted by relevance

/kernel/linux/linux-5.10/drivers/clk/mediatek/
Dclk-mt8183.c1125 HAVE_RST_BAR | PLL_AO, BIT(24), 22, 8, 0x0204, 24, 0x0, 0x0, 0,
1128 HAVE_RST_BAR | PLL_AO, BIT(24), 22, 8, 0x0214, 24, 0x0, 0x0, 0,
1131 HAVE_RST_BAR | PLL_AO, BIT(24), 22, 8, 0x0294, 24, 0x0, 0x0, 0,
1134 HAVE_RST_BAR, BIT(24), 22, 8, 0x0224, 24, 0x0, 0x0, 0,
1137 HAVE_RST_BAR, BIT(24), 22, 8, 0x0234, 24, 0x0, 0x0, 0,
1147 HAVE_RST_BAR, BIT(23), 22, 8, 0x0274, 24, 0x0, 0x0, 0,
Dclk-mt8135.c616 …PLL(CLK_APMIXED_MAINPLL, "mainpll", 0x21c, 0x234, 0xf0000001, HAVE_RST_BAR, 21, 0x21c, 6, 0x0, 0x2…
617 …PLL(CLK_APMIXED_UNIVPLL, "univpll", 0x238, 0x250, 0xf3000001, HAVE_RST_BAR, 7, 0x238, 6, 0x0, 0x23…
618 …PLL(CLK_APMIXED_MMPLL, "mmpll", 0x254, 0x26c, 0xf0000001, HAVE_RST_BAR, 21, 0x254, 6, 0x0, 0x258, …
Dclk-mt6779.c1190 (HAVE_RST_BAR), BIT(24), 22, 8, 0x0234, 24, 0, 0, 0,
1193 (HAVE_RST_BAR), BIT(24), 22, 8, 0x0244, 24,
1202 (HAVE_RST_BAR), BIT(23), 22, 8, 0x02b4, 24,
1205 (HAVE_RST_BAR), BIT(23), 22, 8, 0x0284, 24,
Dclk-pll.c258 if (pll->data->flags & HAVE_RST_BAR) { in mtk_pll_prepare()
272 if (pll->data->flags & HAVE_RST_BAR) { in mtk_pll_unprepare()
Dclk-mt2712.c1226 HAVE_RST_BAR, 31, 0x0230, 4, 0, 0, 0, 0x0234, 0),
1228 HAVE_RST_BAR, 31, 0x0240, 4, 0, 0, 0, 0x0244, 0),
1251 HAVE_RST_BAR, 31, 0x0100, 4, 0, 0, 0, 0x0104, 0,
Dclk-mt7629.c341 HAVE_RST_BAR, 21, 0x0214, 24, 0, 0x0214, 0),
343 HAVE_RST_BAR, 7, 0x0224, 24, 0, 0x0224, 14),
Dclk-mt7622.c334 HAVE_RST_BAR, 21, 0x0214, 24, 0, 0x0214, 0),
336 HAVE_RST_BAR, 7, 0x0224, 24, 0, 0x0224, 14),
Dclk-mt8516.c776 HAVE_RST_BAR, 21, 0x0124, 24, 0, 0x0124, 0),
778 HAVE_RST_BAR, 7, 0x0144, 24, 0, 0x0144, 0),
Dclk-mtk.h205 #define HAVE_RST_BAR BIT(0) macro
Dclk-mt2701.c940 HAVE_RST_BAR, 21, 0x210, 4, 0x0, 0x214, 0),
942 HAVE_RST_BAR, 7, 0x220, 4, 0x0, 0x224, 14),
Dclk-mt8167.c1022 HAVE_RST_BAR, 21, 0x0124, 24, 0, 0x0124, 0),
1024 HAVE_RST_BAR, 7, 0x0144, 24, 0, 0x0144, 0),
Dclk-mt8173.c977 …PLL(CLK_APMIXED_MAINPLL, "mainpll", 0x220, 0x22c, 0xf0000101, HAVE_RST_BAR, 21, 0x220, 4, 0x0, 0x2…
978 …PLL(CLK_APMIXED_UNIVPLL, "univpll", 0x230, 0x23c, 0xfe000001, HAVE_RST_BAR, 7, 0x230, 4, 0x0, 0x23…
Dclk-mt6765.c757 (HAVE_RST_BAR | PLL_AO), 22, 8, 0x0240, 24, 0, 0, 0, 0x0240,
764 HAVE_RST_BAR, 22, 8, 0x0270, 24, 0, 0, 0, 0x0270, 0),