Home
last modified time | relevance | path

Searched refs:SCK (Results 1 – 22 of 22) sorted by relevance

/kernel/linux/linux-5.10/arch/arm/mach-sa1100/
Dassabet.c119 #define SCK GPIO_GPIO(18) macro
124 GPSR = SCK; in adv7171_start()
133 GPSR = SCK; in adv7171_stop()
144 GPCR = SCK; in adv7171_send()
151 GPSR = SCK; in adv7171_send()
154 GPCR = SCK; in adv7171_send()
159 GPSR = SCK; in adv7171_send()
164 GPCR = SCK | SDA; in adv7171_send()
178 GPCR = SDA | SCK | MOD; /* clear L3 mode to ensure UDA1341 doesn't respond */ in adv7171_write()
179 GPDR = (GPDR | SCK | MOD) & ~SDA; in adv7171_write()
[all …]
/kernel/linux/linux-5.10/Documentation/spi/
Dbutterfly.rst34 SCK J403.PB1/SCK pin 2/D0
67 SCK J403.PE4/USCK pin 5/D3
Dspi-summary.rst14 The three signal wires hold a clock (SCK, often on the order of 10 MHz),
62 chips described as using "three wire" signaling: SCK, data, nCSx.
519 SPI bus (shared SCK, MOSI, MISO). Valid bus numbers start at zero. On
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/sound/
Dfsl,esai.txt31 derive HCK, SCK and FS.
33 derive HCK, SCK and FS.
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/fpga/
Dlattice-ice40-fpga-mgr.txt10 FPGA will enter Master SPI mode and drive SCK with a
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/media/
Drenesas,drif.txt8 | |-----SCK------->|CLK |
91 | |-----SCK------->|CLK |
139 | |-----SCK------->|CLK |
/kernel/linux/linux-5.10/arch/arm64/boot/dts/amlogic/
Dmeson-gxl-s905x-khadas-vim.dts154 "I2C A SDA", "I2C A SCK", "I2C B SDA", "I2C B SCK",
Dmeson-gxbb-nanopi-k2.dts228 "I2C A SDA", "I2C A SCK", "I2C B SDA", "I2C B SCK",
Dmeson-gxbb-odroidc2.dts284 "I2C A SDA", "I2C A SCK", "I2C B SDA", "I2C B SCK",
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/leds/
Dleds-bcm6358.txt16 - brcm,clk-div : SCK signal divider. Possible values are 1, 2, 4 and 8.
/kernel/linux/linux-5.10/drivers/mfd/
Dmt6358-irq.c20 MT6358_TOP_GEN(SCK),
/kernel/linux/linux-5.10/Documentation/driver-api/
Dspi.rst6 multiplexed shift register. Its three signal wires hold a clock (SCK,
/kernel/linux/linux-5.10/arch/arm/boot/dts/
Dste-nomadik-nhk15.dts210 * As we're dealing with 3wire SPI, we only define SCK
Dsun7i-a20-bananapi.dts210 "PMU-SCK", "PMU-SDA", "", "", "", "", "", "",
Dpxa300-raumfeld-common.dtsi331 MFP_PIN_PXA300(95) MFP_AF0 /* SCK */
/kernel/linux/linux-5.10/Documentation/translations/zh_CN/
Dgpio.txt409 从设备延迟 SCK 的上升沿,而 I2C 主设备相应地调整其信号传输速率。
/kernel/linux/linux-5.10/Documentation/driver-api/gpio/
Dintro.rst123 delays the rising edge of SCK, and the I2C master adjusts its signaling rate
Ddrivers-on-gpio.rst54 of wires, at least SCK and optionally MISO, MOSI and chip select lines) using
Dlegacy.rst440 slower clock delays the rising edge of SCK, and the I2C master adjusts its
/kernel/linux/linux-5.10/drivers/spi/
DKconfig365 interface to manage MOSI, MISO, SCK, and chipselect signals. SPI
/kernel/linux/patches/linux-5.10/imx8mm_patch/patches/drivers/
D0022_linux_drivers_i2c.patch2582 + * cause the SCK low level period less than 1.3us.
/kernel/linux/patches/linux-5.10/imx8mm_patch/patches/
D0009_linux_sound.patch10062 - * @extalclk: esai clock source to derive HCK, SCK and FS
10063 - * @fsysclk: system clock source to derive HCK, SCK and FS
10472 + * @extalclk: esai clock source to derive HCK, SCK and FS
10473 + * @fsysclk: system clock source to derive HCK, SCK and FS