| /kernel/linux/linux-5.10/include/dt-bindings/clock/ |
| D | rk3036-cru.h | 24 #define SCLK_UART1 78 macro
|
| D | exynos7-clk.h | 96 #define SCLK_UART1 4 macro
|
| D | s5pv210.h | 196 #define SCLK_UART1 174 macro
|
| D | rk3188-cru-common.h | 21 #define SCLK_UART1 65 macro
|
| D | rk3128-cru.h | 26 #define SCLK_UART1 78 macro
|
| D | rk3228-cru.h | 25 #define SCLK_UART1 78 macro
|
| D | rv1108-cru.h | 23 #define SCLK_UART1 73 macro
|
| D | rk3288-cru.h | 33 #define SCLK_UART1 78 macro
|
| D | px30-cru.h | 26 #define SCLK_UART1 24 macro
|
| D | rk3368-cru.h | 31 #define SCLK_UART1 78 macro
|
| D | rk3308-cru.h | 22 #define SCLK_UART1 18 macro
|
| D | rk3328-cru.h | 28 #define SCLK_UART1 39 macro
|
| D | rk3399-cru.h | 39 #define SCLK_UART1 82 macro
|
| /kernel/linux/linux-5.10/drivers/clk/rockchip/ |
| D | clk-rk3036.c | 152 MUX(SCLK_UART1, "sclk_uart1", mux_uart1_p, CLK_SET_RATE_PARENT,
|
| D | clk-rk3128.c | 189 MUX(SCLK_UART1, "sclk_uart1", mux_uart1_p, CLK_SET_RATE_PARENT,
|
| D | clk-rk3228.c | 203 MUX(SCLK_UART1, "sclk_uart1", mux_uart1_p, CLK_SET_RATE_PARENT,
|
| D | clk-rk3188.c | 262 MUX(SCLK_UART1, "sclk_uart1", mux_sclk_uart1_p, 0,
|
| D | clk-rv1108.c | 171 MUX(SCLK_UART1, "sclk_uart1", mux_uart1_p, CLK_SET_RATE_PARENT,
|
| D | clk-rk3328.c | 256 MUX(SCLK_UART1, "sclk_uart1", mux_uart1_p, CLK_SET_RATE_PARENT,
|
| D | clk-rk3368.c | 261 MUX(SCLK_UART1, "sclk_uart1", mux_uart1_p, CLK_SET_RATE_PARENT,
|
| /kernel/linux/linux-5.10/arch/arm/boot/dts/ |
| D | rk3xxx.dtsi | 156 clocks = <&cru SCLK_UART1>, <&cru PCLK_UART1>;
|
| D | s5pv210.dtsi | 337 <&clocks SCLK_UART1>;
|
| D | rk3036.dtsi | 448 clocks = <&cru SCLK_UART1>, <&cru PCLK_UART1>;
|
| /kernel/linux/linux-5.10/drivers/clk/samsung/ |
| D | clk-s5pv210.c | 598 GATE(SCLK_UART1, "sclk_uart1", "dout_uart1", CLK_SRC_MASK0, 13,
|
| /kernel/linux/linux-5.10/arch/arm64/boot/dts/exynos/ |
| D | exynos7.dtsi | 243 <&clock_peric1 SCLK_UART1>;
|