Home
last modified time | relevance | path

Searched refs:sfx (Results 1 – 25 of 47) sorted by relevance

12

/kernel/linux/linux-5.10/drivers/pinctrl/renesas/
Dsh_pfc.h448 #define PORT_GP_CFG_1(bank, pin, fn, sfx, cfg) \ argument
449 fn(bank, pin, GP_##bank##_##pin, sfx, cfg)
450 #define PORT_GP_1(bank, pin, fn, sfx) PORT_GP_CFG_1(bank, pin, fn, sfx, 0) argument
452 #define PORT_GP_CFG_4(bank, fn, sfx, cfg) \ argument
453 PORT_GP_CFG_1(bank, 0, fn, sfx, cfg), \
454 PORT_GP_CFG_1(bank, 1, fn, sfx, cfg), \
455 PORT_GP_CFG_1(bank, 2, fn, sfx, cfg), \
456 PORT_GP_CFG_1(bank, 3, fn, sfx, cfg)
457 #define PORT_GP_4(bank, fn, sfx) PORT_GP_CFG_4(bank, fn, sfx, 0) argument
459 #define PORT_GP_CFG_6(bank, fn, sfx, cfg) \ argument
[all …]
Dpfc-r8a73a4.c13 #define CPU_ALL_PORT(fn, pfx, sfx) \ argument
15 PORT_10(0, fn, pfx, sfx), \
16 PORT_10(10, fn, pfx##1, sfx), \
17 PORT_10(20, fn, pfx##2, sfx), \
18 PORT_1(30, fn, pfx##30, sfx), \
20 PORT_1(32, fn, pfx##32, sfx), PORT_1(33, fn, pfx##33, sfx), \
21 PORT_1(34, fn, pfx##34, sfx), PORT_1(35, fn, pfx##35, sfx), \
22 PORT_1(36, fn, pfx##36, sfx), PORT_1(37, fn, pfx##37, sfx), \
23 PORT_1(38, fn, pfx##38, sfx), PORT_1(39, fn, pfx##39, sfx), \
24 PORT_1(40, fn, pfx##40, sfx), \
[all …]
Dpfc-sh73a0.c19 #define CPU_ALL_PORT(fn, pfx, sfx) \ argument
20 PORT_10(0, fn, pfx, sfx), PORT_90(0, fn, pfx, sfx), \
21 PORT_10(100, fn, pfx##10, sfx), \
22 PORT_1(110, fn, pfx##110, sfx), PORT_1(111, fn, pfx##111, sfx), \
23 PORT_1(112, fn, pfx##112, sfx), PORT_1(113, fn, pfx##113, sfx), \
24 PORT_1(114, fn, pfx##114, sfx), PORT_1(115, fn, pfx##115, sfx), \
25 PORT_1(116, fn, pfx##116, sfx), PORT_1(117, fn, pfx##117, sfx), \
26 PORT_1(118, fn, pfx##118, sfx), \
27 PORT_1(128, fn, pfx##128, sfx), PORT_1(129, fn, pfx##129, sfx), \
28 PORT_10(130, fn, pfx##13, sfx), PORT_10(140, fn, pfx##14, sfx), \
[all …]
Dpfc-r8a77470.c13 #define CPU_ALL_GP(fn, sfx) \ argument
14 PORT_GP_4(0, fn, sfx), \
15 PORT_GP_1(0, 4, fn, sfx), \
16 PORT_GP_CFG_1(0, 5, fn, sfx, SH_PFC_PIN_CFG_IO_VOLTAGE), \
17 PORT_GP_CFG_1(0, 6, fn, sfx, SH_PFC_PIN_CFG_IO_VOLTAGE), \
18 PORT_GP_CFG_1(0, 7, fn, sfx, SH_PFC_PIN_CFG_IO_VOLTAGE), \
19 PORT_GP_CFG_1(0, 8, fn, sfx, SH_PFC_PIN_CFG_IO_VOLTAGE), \
20 PORT_GP_CFG_1(0, 9, fn, sfx, SH_PFC_PIN_CFG_IO_VOLTAGE), \
21 PORT_GP_CFG_1(0, 10, fn, sfx, SH_PFC_PIN_CFG_IO_VOLTAGE), \
22 PORT_GP_1(0, 11, fn, sfx), \
[all …]
Dpfc-emev2.c12 #define CPU_ALL_PORT(fn, pfx, sfx) \ argument
13 PORT_10(0, fn, pfx, sfx), PORT_90(0, fn, pfx, sfx), \
14 PORT_10(100, fn, pfx##10, sfx), PORT_10(110, fn, pfx##11, sfx), \
15 PORT_10(120, fn, pfx##12, sfx), PORT_10(130, fn, pfx##13, sfx), \
16 PORT_10(140, fn, pfx##14, sfx), PORT_1(150, fn, pfx##150, sfx), \
17 PORT_1(151, fn, pfx##151, sfx), PORT_1(152, fn, pfx##152, sfx), \
18 PORT_1(153, fn, pfx##153, sfx), PORT_1(154, fn, pfx##154, sfx), \
19 PORT_1(155, fn, pfx##155, sfx), PORT_1(156, fn, pfx##156, sfx), \
20 PORT_1(157, fn, pfx##157, sfx), PORT_1(158, fn, pfx##158, sfx)
245 #define __PIN_CFG(pn, pfx, sfx) SH_PFC_PIN_CFG(pfx, 0) argument
[all …]
/kernel/linux/linux-5.10/scripts/atomic/
Dgen-atomic-fallback.sh16 local sfx="$1"; shift
22 local atomicname="${arch}${atomic}_${pfx}${name}${sfx}${order}"
43 local sfx="$1"; shift
46 local tmpl="$(find_fallback_template "${pfx}" "${name}" "${sfx}" "${order}")"
47 gen_template_fallback "${tmpl}" "${meta}" "${pfx}" "${name}" "${sfx}" "${order}" "$@"
66 local sfx="$1"; shift
71 local basename="${arch}${atomic}_${pfx}${name}${sfx}"
82 local sfx="$1"; shift
86 local basename="${arch}${atomic}_${pfx}${name}${sfx}"
88 local template="$(find_fallback_template "${pfx}" "${name}" "${sfx}" "${order}")"
[all …]
Datomic-tbl.sh44 local sfx="$1"; shift
55 for base in "${pfx}${name}${sfx}${order}" "${name}"; do
151 local sfx="$1"; shift
153 gen_proto_order_variant "${meta}" "${pfx}" "${name}" "${sfx}" "" "$@"
156 gen_proto_order_variant "${meta}" "${pfx}" "${name}" "${sfx}" "_acquire" "$@"
159 gen_proto_order_variant "${meta}" "${pfx}" "${name}" "${sfx}" "_release" "$@"
162 gen_proto_order_variant "${meta}" "${pfx}" "${name}" "${sfx}" "_relaxed" "$@"
172 local sfx=""
175 meta_in "${meta}" "R" && sfx="_return"
177 gen_proto_order_variants "${meta}" "${pfx}" "${name}" "${sfx}" "$@"
Dgen-atomic-instrumented.sh51 local sfx="$1"; shift
54 local atomicname="arch_${atomic}_${pfx}${name}${sfx}${order}"
56 local template="$(find_fallback_template "${pfx}" "${name}" "${sfx}" "${order}")"
78 local sfx="$1"; shift
83 local atomicname="${atomic}_${pfx}${name}${sfx}${order}"
85 local guard="$(gen_guard "${meta}" "${atomic}" "${pfx}" "${name}" "${sfx}" "${order}")"
128 local sfx="$1"; shift
129 local guard="defined(arch_${name}${sfx})"
131 [ -z "${sfx}" ] && guard="!defined(arch_${name}_relaxed) || defined(arch_${name})"
134 gen_xchg "${name}${sfx}" ""
/kernel/linux/linux-5.10/arch/arm64/include/asm/
Dcmpxchg.h21 #define __XCHG_CASE(w, sfx, name, sz, mb, nop_lse, acq, acq_lse, rel, cl) \ argument
30 "1: ld" #acq "xr" #sfx "\t%" #w "0, %2\n" \
31 " st" #rel "xr" #sfx "\t%w1, %" #w "3, %2\n" \
35 " swp" #acq_lse #rel #sfx "\t%" #w "3, %" #w "0, %2\n" \
64 #define __XCHG_GEN(sfx) \ argument
65 static __always_inline unsigned long __xchg##sfx(unsigned long x, \
71 return __xchg_case##sfx##_8(x, ptr); \
73 return __xchg_case##sfx##_16(x, ptr); \
75 return __xchg_case##sfx##_32(x, ptr); \
77 return __xchg_case##sfx##_64(x, ptr); \
[all …]
Drwonce.h16 #define __LOAD_RCPC(sfx, regs...) \ argument
18 "ldar" #sfx "\t" #regs, \
20 "ldapr" #sfx "\t" #regs, \
23 #define __LOAD_RCPC(sfx, regs...) "ldar" #sfx "\t" #regs argument
Dpercpu.h65 #define __PERCPU_OP_CASE(w, sfx, name, sz, op_llsc, op_lse) \ argument
74 "1: ldxr" #sfx "\t%" #w "[tmp], %[ptr]\n" \
76 " stxr" #sfx "\t%w[loop], %" #w "[tmp], %[ptr]\n" \
86 #define __PERCPU_RET_OP_CASE(w, sfx, name, sz, op_llsc, op_lse) \ argument
95 "1: ldxr" #sfx "\t%" #w "[ret], %[ptr]\n" \
97 " stxr" #sfx "\t%w[loop], %" #w "[ret], %[ptr]\n" \
Datomic_ll_sc.h239 #define __CMPXCHG_CASE(w, sfx, name, sz, mb, acq, rel, cl, constraint) \ argument
258 "1: ld" #acq "xr" #sfx "\t%" #w "[oldval], %[v]\n" \
261 " st" #rel "xr" #sfx "\t%w[tmp], %" #w "[new], %[v]\n" \
/kernel/linux/linux-5.10/scripts/atomic/fallbacks/
Drelease3 ${arch}${atomic}_${pfx}${name}${sfx}_release(${params})
6 ${retstmt}${arch}${atomic}_${pfx}${name}${sfx}_relaxed(${args});
Ddec3 ${arch}${atomic}_${pfx}dec${sfx}${order}(${atomic}_t *v)
5 ${retstmt}${arch}${atomic}_${pfx}sub${sfx}${order}(1, v);
Dinc3 ${arch}${atomic}_${pfx}inc${sfx}${order}(${atomic}_t *v)
5 ${retstmt}${arch}${atomic}_${pfx}add${sfx}${order}(1, v);
Dacquire3 ${arch}${atomic}_${pfx}${name}${sfx}_acquire(${params})
5 ${ret} ret = ${arch}${atomic}_${pfx}${name}${sfx}_relaxed(${args});
Dandnot3 ${arch}${atomic}_${pfx}andnot${sfx}${order}(${int} i, ${atomic}_t *v)
5 ${retstmt}${arch}${atomic}_${pfx}and${sfx}${order}(~i, v);
Dfence3 ${arch}${atomic}_${pfx}${name}${sfx}(${params})
7 ret = ${arch}${atomic}_${pfx}${name}${sfx}_relaxed(${args});
/kernel/linux/linux-5.10/include/linux/
Dbtree-type.h2 #define __BTREE_TP(pfx, type, sfx) pfx ## type ## sfx argument
3 #define _BTREE_TP(pfx, type, sfx) __BTREE_TP(pfx, type, sfx) argument
/kernel/linux/linux-5.10/tools/testing/selftests/netfilter/
Dnft_nat.sh11 sfx=$(mktemp -u "XXXXXXXX")
12 ns0="ns0-$sfx"
13 ns1="ns1-$sfx"
14 ns2="ns2-$sfx"
18 for i in 0 1 2; do ip netns del ns$i-"$sfx";done
70 ip -net ns$i-$sfx link set lo up
71 ip -net ns$i-$sfx link set eth0 up
72 ip -net ns$i-$sfx addr add 10.0.$i.99/24 dev eth0
73 ip -net ns$i-$sfx route add default via 10.0.$i.1
74 ip -net ns$i-$sfx addr add dead:$i::99/64 dev eth0
[all …]
Dnft_conntrack_helper.sh11 sfx=$(mktemp -u "XXXXXXXX")
12 ns1="ns1-$sfx"
13 ns2="ns2-$sfx"
Dconntrack_vrf.sh38 sfx=$(mktemp -u "XXXXXXXX")
39 ns0="ns0-$sfx"
40 ns1="ns1-$sfx"
Dnft_queue.sh11 sfx=$(mktemp -u "XXXXXXXX")
12 ns1="ns1-$sfx"
13 ns2="ns2-$sfx"
14 nsrouter="nsrouter-$sfx"
Dnft_meta.sh7 sfx=$(mktemp -u "XXXXXXXX")
8 ns0="ns0-$sfx"
/kernel/linux/linux-5.10/arch/powerpc/include/asm/
Dcmpxchg.h16 #define XCHG_GEN(type, sfx, cl) \ argument
17 static inline u32 __xchg_##type##sfx(volatile void *p, u32 val) \
40 #define CMPXCHG_GEN(type, sfx, br, br2, cl) \ argument
42 u32 __cmpxchg_##type##sfx(volatile void *p, u32 old, u32 new) \

12