Home
last modified time | relevance | path

Searched refs:BITSET_CLEAR (Results 1 – 25 of 33) sorted by relevance

12

/third_party/mesa3d/src/intel/vulkan/
DgenX_blorp_exec.c344 BITSET_CLEAR(dyn_dirty, MESA_VK_DYNAMIC_IA_PRIMITIVE_RESTART_ENABLE); in blorp_exec_on_render()
345 BITSET_CLEAR(dyn_dirty, MESA_VK_DYNAMIC_VP_SCISSOR_COUNT); in blorp_exec_on_render()
346 BITSET_CLEAR(dyn_dirty, MESA_VK_DYNAMIC_VP_SCISSORS); in blorp_exec_on_render()
347 BITSET_CLEAR(dyn_dirty, MESA_VK_DYNAMIC_RS_LINE_STIPPLE); in blorp_exec_on_render()
348 BITSET_CLEAR(dyn_dirty, MESA_VK_DYNAMIC_FSR); in blorp_exec_on_render()
349 BITSET_CLEAR(dyn_dirty, MESA_VK_DYNAMIC_MS_SAMPLE_LOCATIONS); in blorp_exec_on_render()
351 BITSET_CLEAR(dyn_dirty, MESA_VK_DYNAMIC_CB_COLOR_WRITE_ENABLES); in blorp_exec_on_render()
352 BITSET_CLEAR(dyn_dirty, MESA_VK_DYNAMIC_CB_LOGIC_OP); in blorp_exec_on_render()
/third_party/mesa3d/src/compiler/nir/
Dnir_lower_single_sampled.c115 BITSET_CLEAR(shader->info.system_values_read, in nir_lower_single_sampled()
117 BITSET_CLEAR(shader->info.system_values_read, in nir_lower_single_sampled()
119 BITSET_CLEAR(shader->info.system_values_read, in nir_lower_single_sampled()
121 BITSET_CLEAR(shader->info.system_values_read, in nir_lower_single_sampled()
Dnir_lower_discard_or_demote.c194 BITSET_CLEAR(shader->info.system_values_read, in nir_lower_discard_or_demote()
Dnir_liveness.c93 BITSET_CLEAR(live, def->index); in set_ssa_def_dead()
/third_party/mesa3d/src/gallium/drivers/lima/ir/pp/
Dliveness.c153 BITSET_CLEAR(instr->live_set, index); in ppir_liveness_instr_dest()
168 BITSET_CLEAR(instr->live_set, index); in ppir_liveness_instr_dest()
181 BITSET_CLEAR(instr->live_set, index); in ppir_liveness_instr_dest()
Dregalloc.c529 BITSET_CLEAR(liveness, i); in ppir_all_interference()
/third_party/mesa3d/src/asahi/compiler/
Dagx_liveness.c41 BITSET_CLEAR(live, I->dest[d].value); in agx_liveness_ins_update()
117 BITSET_CLEAR(live, I->dest[0].value); in agx_compute_liveness()
Dagx_register_allocate.c132 BITSET_CLEAR(used_regs, reg + (width * d) + i); in agx_ra_assign_local()
156 BITSET_CLEAR(used_regs, reg + i); in agx_ra_assign_local()
/third_party/mesa3d/src/util/
Du_worklist.c88 BITSET_CLEAR(w->present, *(w->entries[head])); in u_worklist_pop_head_index()
128 BITSET_CLEAR(w->present, *(w->entries[tail])); in u_worklist_pop_tail_index()
Dbitset.h64 #define BITSET_CLEAR(x, b) ((x)[BITSET_BITWORD(b)] &= ~BITSET_BIT(b)) macro
547 BITSET_CLEAR(words, i); \
Dregister_allocate.c508 BITSET_CLEAR(g->adjacency, index); in ra_clear_adjacency_bit()
875 BITSET_CLEAR(regs, i); in ra_compute_available_regs()
916 BITSET_CLEAR(g->tmp.in_stack, n); in ra_select()
/third_party/mesa3d/src/intel/compiler/
Dbrw_vec4_dead_code_eliminate.cpp146 BITSET_CLEAR(live, v); in dead_code_eliminate()
154 BITSET_CLEAR(flag_live, c); in dead_code_eliminate()
Dbrw_fs_dead_code_eliminate.cpp116 BITSET_CLEAR(live, var + i); in dead_code_eliminate()
Dbrw_predicated_break.cpp75 BITSET_CLEAR(s->has_continue, s->depth); in enter_loop()
/third_party/mesa3d/src/util/tests/
Dbitset_test.cpp49 BITSET_CLEAR(mask128, i); in TEST()
63 BITSET_CLEAR(mask128, i); in TEST()
105 BITSET_CLEAR(mask128, 14); in TEST()
/third_party/mesa3d/src/broadcom/compiler/
Dvir_register_allocate.c266 BITSET_CLEAR(c->spillable, temp); in v3d_choose_spill_node()
281 BITSET_CLEAR(c->spillable, temp); in v3d_choose_spill_node()
291 BITSET_CLEAR(c->spillable, inst->dst.index); in v3d_choose_spill_node()
388 BITSET_CLEAR(c->spillable, i); in v3d_setup_spill_base()
720 BITSET_CLEAR(c->spillable, i); in v3d_spill_reg()
725 BITSET_CLEAR(c->spillable, spill_temp); in v3d_spill_reg()
/third_party/mesa3d/src/freedreno/ir3/
Dir3_liveness.c52 BITSET_CLEAR(tmp_live, dst->name); in compute_block_liveness()
Dir3_ra.c494 BITSET_CLEAR(file->available, i); in interval_add()
495 BITSET_CLEAR(file->available_to_evict, i); in interval_add()
584 BITSET_CLEAR(file->available, i); in ra_file_unmark_killed()
828 BITSET_CLEAR(available_to_evict, physreg + i); in try_evict_regs()
829 BITSET_CLEAR(available, physreg + i); in try_evict_regs()
869 BITSET_CLEAR(available_to_evict, avail_start + i); in try_evict_regs()
924 BITSET_CLEAR(available, i); in try_evict_regs()
Dir3.h2521 BITSET_CLEAR(regmask->mask, n); in __regmask_clear()
2524 BITSET_CLEAR(regmask->mask, n); in __regmask_clear()
2525 BITSET_CLEAR(regmask->mask, n + 1); in __regmask_clear()
2533 BITSET_CLEAR(regmask->mask, n); in __regmask_clear()
/third_party/mesa3d/src/gallium/drivers/lima/ir/gp/
Dregalloc.c67 BITSET_CLEAR(live, store->reg->index); in propagate_liveness_node()
226 BITSET_CLEAR(ctx->live, store->reg->index); in calc_interference()
/third_party/mesa3d/src/gallium/drivers/etnaviv/
Detnaviv_compiler_nir_liveness.c201 BITSET_CLEAR(block->live_in, state.index); in etna_live_defs()
/third_party/mesa3d/src/panfrost/midgard/
Dmidgard_schedule.c770 BITSET_CLEAR(worklist, best_index); in mir_choose_instruction()
947 BITSET_CLEAR(worklist, comp_i); in mir_schedule_comparison()
/third_party/mesa3d/src/gallium/drivers/vc4/
Dvc4_qir_schedule.c668 BITSET_CLEAR(state->temp_live, inst->dst.index); in schedule_instructions()
/third_party/mesa3d/src/mesa/main/
Dperformance_monitor.c869 BITSET_CLEAR(m->ActiveCounters[group], counterList[i]); in _mesa_SelectPerfMonitorCountersAMD()
/third_party/mesa3d/src/vulkan/runtime/
Dvk_graphics_state.c1461 BITSET_CLEAR(needed, MESA_VK_DYNAMIC_VI); in vk_dynamic_graphics_state_fill()
1463 BITSET_CLEAR(needed, MESA_VK_DYNAMIC_MS_SAMPLE_LOCATIONS); in vk_dynamic_graphics_state_fill()

12