Searched refs:BRW_OPCODE_F16TO32 (Results 1 – 11 of 11) sorted by relevance
/third_party/mesa3d/src/intel/compiler/ |
D | brw_shader.cpp | 183 if (devinfo->ver > 7 && op == BRW_OPCODE_F16TO32) in brw_instruction_name() 998 case BRW_OPCODE_F16TO32: in can_do_saturate() 1047 case BRW_OPCODE_F16TO32: in can_do_cmod()
|
D | brw_eu.c | 635 { BRW_OPCODE_F16TO32, 20, "f16to32", 1, 1, GFX7 | GFX75 },
|
D | brw_eu_defines.h | 199 BRW_OPCODE_F16TO32, /**< Gfx7 only */ enumerator
|
D | brw_ir_performance.cpp | 309 case BRW_OPCODE_F16TO32: in instruction_desc()
|
D | brw_fs_nir.cpp | 1679 bld.emit(BRW_OPCODE_F16TO32, tmp32, tmp16); in nir_emit_alu() 1714 inst = bld.emit(BRW_OPCODE_F16TO32, result, in nir_emit_alu() 1722 inst = bld.emit(BRW_OPCODE_F16TO32, result, in nir_emit_alu()
|
D | brw_vec4_generator.cpp | 1670 case BRW_OPCODE_F16TO32: in generate_code()
|
D | brw_fs_generator.cpp | 2013 case BRW_OPCODE_F16TO32: in generate_code()
|
D | brw_fs.cpp | 4496 if (inst->opcode == BRW_OPCODE_F16TO32) in is_mixed_float_with_fp32_dst() 4828 case BRW_OPCODE_F16TO32: in get_lowered_simd_width()
|
D | brw_eu_emit.c | 1328 return brw_alu1(p, BRW_OPCODE_F16TO32, dst, src); in brw_F16TO32()
|
/third_party/mesa3d/src/intel/tools/ |
D | i965_lex.l | 81 f16to32 { yylval.integer = BRW_OPCODE_F16TO32; return F16TO32; }
|
D | i965_gram.y | 123 case BRW_OPCODE_F16TO32: in i965_asm_unary_instruction()
|