/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/ |
D | DetectDeadLanes.cpp | 253 Register DefReg = Def.getReg(); in transferUsedLanes() local 254 const TargetRegisterClass *RC = MRI->getRegClass(DefReg); in transferUsedLanes() 288 Register DefReg = Def.getReg(); in transferDefinedLanesStep() local 289 if (!Register::isVirtualRegister(DefReg)) in transferDefinedLanesStep() 291 unsigned DefRegIdx = Register::virtReg2Index(DefReg); in transferDefinedLanesStep() 431 Register DefReg = Def.getReg(); in determineInitialUsedLanes() local 434 if (Register::isVirtualRegister(DefReg)) { in determineInitialUsedLanes() 438 const TargetRegisterClass *DstRC = MRI->getRegClass(DefReg); in determineInitialUsedLanes() 473 Register DefReg = Def.getReg(); in isUndefInput() local 474 if (!Register::isVirtualRegister(DefReg)) in isUndefInput() [all …]
|
D | TailDuplicator.cpp | 350 Register DefReg = MI->getOperand(0).getReg(); in processPHI() local 355 const TargetRegisterClass *RC = MRI->getRegClass(DefReg); in processPHI() 356 LocalVRMap.insert(std::make_pair(DefReg, RegSubRegPair(SrcReg, SrcSubReg))); in processPHI() 362 if (isDefLiveOut(DefReg, TailBB, MRI) || RegsUsedByPhi.count(DefReg)) in processPHI() 363 addSSAUpdateEntry(DefReg, NewDef, PredBB); in processPHI()
|
D | ImplicitNullChecks.cpp | 625 unsigned DefReg = NoRegister; in insertFaultingInstr() local 627 DefReg = MI->getOperand(0).getReg(); in insertFaultingInstr() 638 auto MIB = BuildMI(MBB, DL, TII->get(TargetOpcode::FAULTING_OP), DefReg) in insertFaultingInstr()
|
D | MachineSink.cpp | 1179 for (auto DefReg : DefedRegsInCopy) { in getSingleLiveInSuccBB() local 1181 getSingleLiveInSuccBB(CurBB, SinkableBBs, DefReg, TRI); in getSingleLiveInSuccBB() 1214 for (unsigned DefReg : DefedRegsInCopy) in updateLiveIn() local 1215 for (MCSubRegIterator S(DefReg, TRI, true); S.isValid(); ++S) in updateLiveIn()
|
D | LiveVariables.cpp | 218 Register DefReg = MO.getReg(); in FindLastPartialDef() local 219 if (TRI->isSubRegister(Reg, DefReg)) { in FindLastPartialDef() 220 for (MCSubRegIterator SubRegs(DefReg, TRI, /*IncludeSelf=*/true); in FindLastPartialDef()
|
D | PHIElimination.cpp | 173 Register DefReg = DefMI->getOperand(0).getReg(); in runOnMachineFunction() local 174 if (MRI->use_nodbg_empty(DefReg)) { in runOnMachineFunction()
|
D | TargetInstrInfo.cpp | 891 Register DefReg = MI.getOperand(0).getReg(); in isReallyTriviallyReMaterializableGeneric() local 897 if (Register::isVirtualRegister(DefReg) && MI.getOperand(0).getSubReg() && in isReallyTriviallyReMaterializableGeneric() 898 MI.readsVirtualRegister(DefReg)) in isReallyTriviallyReMaterializableGeneric() 949 if (MO.isDef() && Reg != DefReg) in isReallyTriviallyReMaterializableGeneric()
|
D | TwoAddressInstructionPass.cpp | 227 unsigned DefReg = 0; in sink3AddrInstruction() local 243 if (DefReg) in sink3AddrInstruction() 246 DefReg = MO.getReg(); in sink3AddrInstruction() 305 if (DefReg == MOReg) in sink3AddrInstruction()
|
D | MachineInstr.cpp | 2129 unsigned DefReg = getOperand(0).getReg(); in changeDebugValuesDefReg() local 2131 for (auto &MO : MRI->use_operands(DefReg)) { in changeDebugValuesDefReg() 2136 DI->getOperand(0).getReg() == DefReg){ in changeDebugValuesDefReg()
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/WebAssembly/ |
D | WebAssemblyRegStackify.cpp | 439 Register DefReg = MO.getReg(); in oneUseDominatesOtherUses() local 440 if (!Register::isVirtualRegister(DefReg) || in oneUseDominatesOtherUses() 441 !MFI.isVRegStackified(DefReg)) in oneUseDominatesOtherUses() 443 assert(MRI.hasOneNonDBGUse(DefReg)); in oneUseDominatesOtherUses() 444 const MachineOperand &NewUse = *MRI.use_nodbg_begin(DefReg); in oneUseDominatesOtherUses() 611 Register DefReg = MRI.createVirtualRegister(RegClass); in moveAndTeeForMultiUse() local 616 .addReg(DefReg, getUndefRegState(DefMO.isDead())); in moveAndTeeForMultiUse() 618 DefMO.setReg(DefReg); in moveAndTeeForMultiUse() 634 LIS.createAndComputeVirtRegInterval(DefReg); in moveAndTeeForMultiUse() 635 MFI.stackifyVReg(DefReg); in moveAndTeeForMultiUse() [all …]
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/X86/ |
D | X86InstructionSelector.cpp | 507 const Register DefReg = I.getOperand(0).getReg(); in selectLoadStoreOp() local 508 LLT Ty = MRI.getType(DefReg); in selectLoadStoreOp() 509 const RegisterBank &RB = *RBI.getRegBank(DefReg, MRI, TRI); in selectLoadStoreOp() 545 addFullAddress(MIB, AM).addUse(DefReg); in selectLoadStoreOp() 567 const Register DefReg = I.getOperand(0).getReg(); in selectFrameIndexOrGep() local 568 LLT Ty = MRI.getType(DefReg); in selectFrameIndexOrGep() 620 const Register DefReg = I.getOperand(0).getReg(); in selectGlobalValue() local 621 LLT Ty = MRI.getType(DefReg); in selectGlobalValue() 639 const Register DefReg = I.getOperand(0).getReg(); in selectConstant() local 640 LLT Ty = MRI.getType(DefReg); in selectConstant() [all …]
|
D | X86DomainReassignment.cpp | 596 Register DefReg = DefOp.getReg(); in buildClosure() local 597 if (!Register::isVirtualRegister(DefReg)) { in buildClosure() 601 visitRegister(C, DefReg, Domain, Worklist); in buildClosure()
|
D | X86SpeculativeLoadHardening.cpp | 2156 Register DefReg = MI.getOperand(0).getReg(); in sinkPostLoadHardenedInst() local 2162 for (MachineInstr &UseMI : MRI->use_instructions(DefReg)) { in sinkPostLoadHardenedInst() 2187 if ((BaseMO.isReg() && BaseMO.getReg() == DefReg) || in sinkPostLoadHardenedInst() 2188 (IndexMO.isReg() && IndexMO.getReg() == DefReg)) in sinkPostLoadHardenedInst()
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/ |
D | AArch64RedundantCopyElimination.cpp | 382 Register DefReg = MI->getOperand(0).getReg(); in optimizeBlock() local 385 if (!MRI->isReserved(DefReg) && in optimizeBlock() 389 if (KnownReg.Reg != DefReg && in optimizeBlock() 390 !TRI->isSuperRegister(DefReg, KnownReg.Reg)) in optimizeBlock()
|
D | AArch64InstructionSelector.cpp | 145 MachineInstr *emitADD(Register DefReg, MachineOperand &LHS, MachineOperand &RHS, 163 MachineInstr *emitCSetForICMP(Register DefReg, unsigned Pred, 1392 Register DefReg = I.getOperand(0).getReg(); in earlySelect() local 1393 LLT Ty = MRI.getType(DefReg); in earlySelect() 1399 RBI.constrainGenericRegister(DefReg, AArch64::GPR64RegClass, MRI); in earlySelect() 1402 RBI.constrainGenericRegister(DefReg, AArch64::GPR32RegClass, MRI); in earlySelect() 1429 const Register DefReg = I.getOperand(0).getReg(); in select() local 1430 const LLT DefTy = MRI.getType(DefReg); in select() 1433 MRI.getRegClassOrRegBank(DefReg); in select() 1452 return RBI.constrainGenericRegister(DefReg, *DefRC, MRI); in select() [all …]
|
D | AArch64LoadStoreOptimizer.cpp | 746 static bool forAllMIsUntilDef(MachineInstr &MI, MCPhysReg DefReg, in forAllMIsUntilDef() argument 757 bool isDef = any_of(I->operands(), [DefReg, TRI](MachineOperand &MOP) { in forAllMIsUntilDef() 759 TRI->regsOverlap(MOP.getReg(), DefReg); in forAllMIsUntilDef()
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/include/llvm/CodeGen/GlobalISel/ |
D | LegalizationArtifactCombiner.h | 369 Register DefReg = MI.getOperand(DefIdx).getReg(); in tryCombineMerges() local 370 Builder.buildMerge(DefReg, Regs); in tryCombineMerges() 371 UpdatedDefs.push_back(DefReg); in tryCombineMerges() 385 Register DefReg = MI.getOperand(Idx).getReg(); in tryCombineMerges() local 386 Builder.buildInstr(ConvertOp, {DefReg}, {MergeSrc}); in tryCombineMerges() 387 UpdatedDefs.push_back(DefReg); in tryCombineMerges()
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/PowerPC/ |
D | PPCVSXSwapRemoval.cpp | 670 Register DefReg = MI->getOperand(0).getReg(); in recordUnoptimizableWebs() local 676 for (MachineInstr &UseMI : MRI->use_nodbg_instructions(DefReg)) { in recordUnoptimizableWebs() 700 Register DefReg = DefMI->getOperand(0).getReg(); in recordUnoptimizableWebs() local 719 for (MachineInstr &UseMI : MRI->use_nodbg_instructions(DefReg)) { in recordUnoptimizableWebs() 759 Register DefReg = MI->getOperand(0).getReg(); in markSwapsForRemoval() local 761 for (MachineInstr &UseMI : MRI->use_nodbg_instructions(DefReg)) { in markSwapsForRemoval()
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Mips/ |
D | Mips16InstrInfo.cpp | 369 int DefReg = 0; in loadImmediate() local 373 DefReg = MO.getReg(); in loadImmediate() 392 if (DefReg != Reg) { in loadImmediate() 407 if (DefReg!= SpReg) { in loadImmediate()
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/SelectionDAG/ |
D | FastISel.cpp | 205 unsigned DefReg = findSinkableLocalRegDef(LocalMI); in flushLocalValueMap() local 206 if (DefReg == 0) in flushLocalValueMap() 209 sinkLocalValueMaterialization(LocalMI, DefReg, OrderMap); in flushLocalValueMap() 220 static bool isRegUsedByPhiNodes(unsigned DefReg, in isRegUsedByPhiNodes() argument 223 if (P.second == DefReg) in isRegUsedByPhiNodes() 249 unsigned DefReg, in sinkLocalValueMaterialization() argument 256 if (FuncInfo.RegsWithFixups.count(DefReg)) in sinkLocalValueMaterialization() 261 bool UsedByPHI = isRegUsedByPhiNodes(DefReg, FuncInfo); in sinkLocalValueMaterialization() 262 if (!UsedByPHI && MRI.use_nodbg_empty(DefReg)) { in sinkLocalValueMaterialization() 280 for (MachineInstr &UseInst : MRI.use_nodbg_instructions(DefReg)) { in sinkLocalValueMaterialization() [all …]
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Hexagon/ |
D | HexagonBitTracker.cpp | 1041 unsigned DefReg = 0; in getUniqueDefVReg() local 1048 if (DefReg != 0) in getUniqueDefVReg() 1050 DefReg = R; in getUniqueDefVReg() 1052 return DefReg; in getUniqueDefVReg()
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/ |
D | A15SDOptimizer.cpp | 215 Register DefReg = MODef.getReg(); in eraseInstrWithNoUses() local 216 if (!Register::isVirtualRegister(DefReg)) { in eraseInstrWithNoUses()
|
D | ARMLoadStoreOptimizer.cpp | 882 Register DefReg = MO.getReg(); in MergeOpsUpdate() local 884 if (is_contained(ImpDefs, DefReg)) in MergeOpsUpdate() 887 if (MI->readsRegister(DefReg)) in MergeOpsUpdate() 889 ImpDefs.push_back(DefReg); in MergeOpsUpdate()
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/GlobalISel/ |
D | RegBankSelect.cpp | 204 for (Register DefReg : NewVRegs) in repairReg() local 205 UnMergeBuilder.addDef(DefReg); in repairReg()
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/include/llvm/CodeGen/ |
D | FastISel.h | 586 void sinkLocalValueMaterialization(MachineInstr &LocalMI, unsigned DefReg,
|