Searched refs:FMAD (Results 1 – 16 of 16) sorted by relevance
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/include/llvm/CodeGen/ |
D | ISDOpcodes.h | 360 FMAD, enumerator
|
D | TargetLowering.h | 2533 return isOperationLegal(ISD::FMAD, N->getValueType(0)); in isFMADLegalForFAddFSub()
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/ |
D | AMDGPUISelLowering.cpp | 517 case ISD::FMAD: in fnegFoldsIntoOp() 1593 (unsigned)ISD::FMAD; in LowerDIVREM24() 1676 unsigned FMAD = MFI->getMode().FP32Denormals ? in LowerUDIVREM64() local 1678 (unsigned)ISD::FMAD; in LowerUDIVREM64() 1682 SDValue Mad1 = DAG.getNode(FMAD, DL, MVT::f32, Cvt_Hi, in LowerUDIVREM64() 1691 SDValue Mad2 = DAG.getNode(FMAD, DL, MVT::f32, Trunc, in LowerUDIVREM64() 3735 case ISD::FMAD: { in performFNegCombine()
|
D | SIISelLowering.cpp | 382 setOperationAction(ISD::FMAD, MVT::f32, Legal); in SITargetLowering() 523 setOperationAction(ISD::FMAD, MVT::f16, Legal); in SITargetLowering() 782 return ((Opcode == ISD::FMAD && Subtarget->hasMadMixInsts()) || in isFPExtFoldable() 8598 case ISD::FMAD: in fp16SrcZerosHighBits() 8767 case ISD::FMAD: in isCanonicalized() 9444 isOperationLegal(ISD::FMAD, VT)) in getFusedOpcode() 9445 return ISD::FMAD; in getFusedOpcode()
|
D | R600ISelLowering.cpp | 231 setOperationAction(ISD::FMAD, MVT::f32, Legal); in R600TargetLowering()
|
D | AMDGPUISelDAGToDAG.cpp | 904 case ISD::FMAD: in Select()
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/SelectionDAG/ |
D | SelectionDAGDumper.cpp | 258 case ISD::FMAD: return "fmad"; in getOperationName()
|
D | LegalizeFloatTypes.cpp | 2138 case ISD::FMAD: R = PromoteFloatRes_FMAD(N); break; in PromoteFloatResult()
|
D | TargetLowering.cpp | 5568 case ISD::FMAD: { in isNegatibleForFree() 5678 case ISD::FMAD: { in getNegatedExpression()
|
D | DAGCombiner.cpp | 11546 unsigned PreferredFusedOpcode = HasFMAD ? ISD::FMAD : ISD::FMA; in visitFADDForFMACombine() 11764 unsigned PreferredFusedOpcode = HasFMAD ? ISD::FMAD : ISD::FMA; in visitFSUBForFMACombine() 12058 (LegalOperations && TLI.isOperationLegal(ISD::FMAD, VT)); in visitFMULForFMADistributiveCombine() 12065 unsigned PreferredFusedOpcode = HasFMAD ? ISD::FMAD : ISD::FMA; in visitFMULForFMADistributiveCombine()
|
D | LegalizeDAG.cpp | 3208 case ISD::FMAD: in ExpandNode()
|
D | SelectionDAG.cpp | 4139 case ISD::FMAD: { in isKnownNeverNaN()
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/ |
D | TargetLoweringBase.cpp | 645 setOperationAction(ISD::FMAD, VT, Expand); in initActions()
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/include/llvm/Target/ |
D | TargetSelectionDAG.td | 439 def fmad : SDNode<"ISD::FMAD" , SDTFPTernaryOp>;
|
/third_party/vixl/doc/aarch64/ |
D | supported-instructions-aarch64.md | 7688 ### FMAD ### subsection
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/X86/ |
D | X86ISelLowering.cpp | 37228 case ISD::FMAD: in scalarizeExtEltFP()
|