Home
last modified time | relevance | path

Searched refs:MAX_SAMPLES_LOG2 (Results 1 – 9 of 9) sorted by relevance

/third_party/mesa3d/src/amd/vulkan/
Dradv_private.h474 } color_clear[MAX_SAMPLES_LOG2][MAX_RTS];
484 } ds_clear[MAX_SAMPLES_LOG2];
534 } blit2d[MAX_SAMPLES_LOG2];
556 VkPipeline pipeline[MAX_SAMPLES_LOG2];
567 VkPipeline pipeline[MAX_SAMPLES_LOG2];
578 VkPipeline pipeline[MAX_SAMPLES_LOG2];
593 } rc[MAX_SAMPLES_LOG2];
600 } depth[MAX_SAMPLES_LOG2];
606 } stencil[MAX_SAMPLES_LOG2];
615 } rc[MAX_SAMPLES_LOG2];
[all …]
Dradv_constants.h45 #define MAX_SAMPLES_LOG2 4 macro
Dradv_meta_fmask_expand.c174 for (uint32_t i = 0; i < MAX_SAMPLES_LOG2; ++i) { in radv_device_finish_meta_fmask_expand_state()
257 for (uint32_t i = 0; i < MAX_SAMPLES_LOG2; i++) { in radv_device_init_meta_fmask_expand_state()
Dradv_meta_fmask_copy.c138 for (uint32_t i = 0; i < MAX_SAMPLES_LOG2; ++i) { in radv_device_finish_meta_fmask_copy_state()
214 for (uint32_t i = 0; i < MAX_SAMPLES_LOG2; i++) { in radv_device_init_meta_fmask_copy_state()
Dradv_meta_bufimage.c680 for (uint32_t i = 0; i < MAX_SAMPLES_LOG2; i++) { in radv_device_init_meta_itoi_state()
724 for (uint32_t i = 0; i < MAX_SAMPLES_LOG2; ++i) { in radv_device_finish_meta_itoi_state()
993 for (uint32_t i = 0; i < MAX_SAMPLES_LOG2; i++) { in radv_device_init_meta_cleari_state()
1038 for (uint32_t i = 0; i < MAX_SAMPLES_LOG2; ++i) { in radv_device_finish_meta_cleari_state()
Dradv_meta_resolve_fs.c533 for (uint32_t i = 0; i < MAX_SAMPLES_LOG2; ++i) { in radv_device_init_meta_resolve_fragment_state()
579 for (uint32_t i = 0; i < MAX_SAMPLES_LOG2; ++i) { in radv_device_finish_meta_resolve_fragment_state()
Dradv_meta_resolve_cs.c383 for (uint32_t i = 0; i < MAX_SAMPLES_LOG2; ++i) { in radv_device_init_meta_resolve_compute_state()
447 for (uint32_t i = 0; i < MAX_SAMPLES_LOG2; ++i) { in radv_device_finish_meta_resolve_compute_state()
Dradv_meta_blit2d.c604 for (unsigned log2_samples = 0; log2_samples < MAX_SAMPLES_LOG2; ++log2_samples) { in radv_device_finish_meta_blit2d_state()
1126 for (unsigned log2_samples = 0; log2_samples < MAX_SAMPLES_LOG2; log2_samples++) { in radv_device_init_meta_blit2d_state()
/third_party/mesa3d/src/panfrost/vulkan/
Dpanvk_private.h105 #define MAX_SAMPLES_LOG2 4 macro