Home
last modified time | relevance | path

Searched refs:R600InstrInfo (Results 1 – 19 of 19) sorted by relevance

/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/
DR600InstrInfo.cpp54 R600InstrInfo::R600InstrInfo(const R600Subtarget &ST) in R600InstrInfo() function in R600InstrInfo
57 bool R600InstrInfo::isVector(const MachineInstr &MI) const { in isVector()
61 void R600InstrInfo::copyPhysReg(MachineBasicBlock &MBB, in copyPhysReg()
96 bool R600InstrInfo::isLegalToSplitMBBAt(MachineBasicBlock &MBB, in isLegalToSplitMBBAt()
107 bool R600InstrInfo::isMov(unsigned Opcode) const { in isMov()
118 bool R600InstrInfo::isReductionOp(unsigned Opcode) const { in isReductionOp()
122 bool R600InstrInfo::isCubeOp(unsigned Opcode) const { in isCubeOp()
133 bool R600InstrInfo::isALUInstr(unsigned Opcode) const { in isALUInstr()
139 bool R600InstrInfo::hasInstrModifiers(unsigned Opcode) const { in hasInstrModifiers()
147 bool R600InstrInfo::isLDSInstr(unsigned Opcode) const { in isLDSInstr()
[all …]
DR600InstrInfo.h39 class R600InstrInfo final : public R600GenInstrInfo {
69 explicit R600InstrInfo(const R600Subtarget &);
124 const std::vector<R600InstrInfo::BankSwizzle> &Swz,
126 R600InstrInfo::BankSwizzle TransSwz) const;
130 std::vector<R600InstrInfo::BankSwizzle> &SwzCandidate,
132 R600InstrInfo::BankSwizzle TransSwz) const;
DR600MachineScheduler.h24 class R600InstrInfo; variable
29 const R600InstrInfo *TII = nullptr;
DR600.td11 def R600InstrInfo : InstrInfo {
17 let InstructionSet = R600InstrInfo;
DR600Packetizer.cpp57 const R600InstrInfo *TII;
228 std::vector<R600InstrInfo::BankSwizzle> &BS, in isBundlableWithCurrentPMI()
296 std::vector<R600InstrInfo::BankSwizzle> BS; in addToPacket()
327 const R600InstrInfo *TII = ST.getInstrInfo(); in runOnMachineFunction()
DR600RegisterInfo.cpp35 const R600InstrInfo *TII = ST.getInstrInfo(); in getReservedRegs()
DR600ISelLowering.h21 class R600InstrInfo; variable
DCMakeLists.txt87 R600InstrInfo.cpp
DAMDGPUSubtarget.h1222 R600InstrInfo InstrInfo;
1240 const R600InstrInfo *getInstrInfo() const override { return &InstrInfo; } in getInstrInfo()
DR600ClauseMergePass.cpp47 const R600InstrInfo *TII;
DR600EmitClauseMarkers.cpp49 const R600InstrInfo *TII = nullptr;
DR600ExpandSpecialInstrs.cpp41 const R600InstrInfo *TII = nullptr;
DR600Instructions.td101 // R600Defines.h, R600InstrInfo::buildDefaultInstruction(),
102 // and R600InstrInfo::getOperandIdx().
143 // R600InstrInfo::buildDefaultInstruction(), and R600InstrInfo::getOperandIdx().
183 // R600InstrInfo::buildDefaultInstruction(), and
184 // R600InstrInfo::getOperandIdx().
DR600MachineScheduler.cpp31 TII = static_cast<const R600InstrInfo*>(DAG->TII); in initialize()
DR600OptimizeVectorRegisters.cpp99 const R600InstrInfo *TII = nullptr;
DR600ControlFlowFinalizer.cpp235 const R600InstrInfo *TII = nullptr;
DR600ISelLowering.cpp297 const R600InstrInfo *TII = Subtarget->getInstrInfo(); in EmitInstrWithCustomInserter()
2073 const R600InstrInfo *TII = Subtarget->getInstrInfo(); in FoldOperand()
2203 const R600InstrInfo *TII = Subtarget->getInstrInfo(); in PostISelFolding()
DAMDILCFGStructurizer.cpp177 const R600InstrInfo *TII = nullptr;
DAMDGPUISelDAGToDAG.cpp64 class R600InstrInfo;