Home
last modified time | relevance | path

Searched refs:RetVT (Results 1 – 23 of 23) sorted by relevance

/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/configs/common/lib/Target/AArch64/
DAArch64GenFastISel.inc97 unsigned fastEmit_AArch64ISD_THREAD_POINTER_MVT_i64_(MVT RetVT) {
98 if (RetVT.SimpleTy != MVT::i64)
103 unsigned fastEmit_AArch64ISD_THREAD_POINTER_(MVT VT, MVT RetVT) {
105 case MVT::i64: return fastEmit_AArch64ISD_THREAD_POINTER_MVT_i64_(RetVT);
112 unsigned fastEmit_(MVT VT, MVT RetVT, unsigned Opcode) override {
114 case AArch64ISD::THREAD_POINTER: return fastEmit_AArch64ISD_THREAD_POINTER_(VT, RetVT);
121 unsigned fastEmit_AArch64ISD_CALL_MVT_i64_r(MVT RetVT, unsigned Op0, bool Op0IsKill) {
122 if (RetVT.SimpleTy != MVT::isVoid)
127 unsigned fastEmit_AArch64ISD_CALL_r(MVT VT, MVT RetVT, unsigned Op0, bool Op0IsKill) {
129 case MVT::i64: return fastEmit_AArch64ISD_CALL_MVT_i64_r(RetVT, Op0, Op0IsKill);
[all …]
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/configs/common/lib/Target/PowerPC/
DPPCGenFastISel.inc32 unsigned fastEmit_ISD_READCYCLECOUNTER_MVT_i64_(MVT RetVT) {
33 if (RetVT.SimpleTy != MVT::i64)
38 unsigned fastEmit_ISD_READCYCLECOUNTER_(MVT VT, MVT RetVT) {
40 case MVT::i64: return fastEmit_ISD_READCYCLECOUNTER_MVT_i64_(RetVT);
47 unsigned fastEmit_PPCISD_MFFS_MVT_f64_(MVT RetVT) {
48 if (RetVT.SimpleTy != MVT::f64)
56 unsigned fastEmit_PPCISD_MFFS_(MVT VT, MVT RetVT) {
58 case MVT::f64: return fastEmit_PPCISD_MFFS_MVT_f64_(RetVT);
65 unsigned fastEmit_PPCISD_PPC32_GOT_MVT_i32_(MVT RetVT) {
66 if (RetVT.SimpleTy != MVT::i32)
[all …]
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/configs/common/lib/Target/ARM/
DARMGenFastISel.inc80 unsigned fastEmit_ARMISD_CALL_MVT_i32_r(MVT RetVT, unsigned Op0, bool Op0IsKill) {
81 if (RetVT.SimpleTy != MVT::isVoid)
89 unsigned fastEmit_ARMISD_CALL_r(MVT VT, MVT RetVT, unsigned Op0, bool Op0IsKill) {
91 case MVT::i32: return fastEmit_ARMISD_CALL_MVT_i32_r(RetVT, Op0, Op0IsKill);
98 unsigned fastEmit_ARMISD_CALL_NOLINK_MVT_i32_r(MVT RetVT, unsigned Op0, bool Op0IsKill) {
99 if (RetVT.SimpleTy != MVT::isVoid)
113 unsigned fastEmit_ARMISD_CALL_NOLINK_r(MVT VT, MVT RetVT, unsigned Op0, bool Op0IsKill) {
115 case MVT::i32: return fastEmit_ARMISD_CALL_NOLINK_MVT_i32_r(RetVT, Op0, Op0IsKill);
122 unsigned fastEmit_ARMISD_CALL_PRED_MVT_i32_r(MVT RetVT, unsigned Op0, bool Op0IsKill) {
123 if (RetVT.SimpleTy != MVT::isVoid)
[all …]
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/configs/common/lib/Target/X86/
DX86GenFastISel.inc42 unsigned fastEmit_ISD_ABS_MVT_v16i8_r(MVT RetVT, unsigned Op0, bool Op0IsKill) {
43 if (RetVT.SimpleTy != MVT::v16i8)
57 unsigned fastEmit_ISD_ABS_MVT_v32i8_r(MVT RetVT, unsigned Op0, bool Op0IsKill) {
58 if (RetVT.SimpleTy != MVT::v32i8)
69 unsigned fastEmit_ISD_ABS_MVT_v64i8_r(MVT RetVT, unsigned Op0, bool Op0IsKill) {
70 if (RetVT.SimpleTy != MVT::v64i8)
78 unsigned fastEmit_ISD_ABS_MVT_v8i16_r(MVT RetVT, unsigned Op0, bool Op0IsKill) {
79 if (RetVT.SimpleTy != MVT::v8i16)
93 unsigned fastEmit_ISD_ABS_MVT_v16i16_r(MVT RetVT, unsigned Op0, bool Op0IsKill) {
94 if (RetVT.SimpleTy != MVT::v16i16)
[all …]
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/configs/common/lib/Target/Mips/
DMipsGenFastISel.inc55 unsigned fastEmit_ISD_BITCAST_MVT_i32_r(MVT RetVT, unsigned Op0, bool Op0IsKill) {
56 if (RetVT.SimpleTy != MVT::f32)
70 unsigned fastEmit_ISD_BITCAST_MVT_i64_r(MVT RetVT, unsigned Op0, bool Op0IsKill) {
71 if (RetVT.SimpleTy != MVT::f64)
79 unsigned fastEmit_ISD_BITCAST_MVT_f32_r(MVT RetVT, unsigned Op0, bool Op0IsKill) {
80 if (RetVT.SimpleTy != MVT::i32)
94 unsigned fastEmit_ISD_BITCAST_MVT_f64_r(MVT RetVT, unsigned Op0, bool Op0IsKill) {
95 if (RetVT.SimpleTy != MVT::i64)
103 unsigned fastEmit_ISD_BITCAST_r(MVT VT, MVT RetVT, unsigned Op0, bool Op0IsKill) {
105 case MVT::i32: return fastEmit_ISD_BITCAST_MVT_i32_r(RetVT, Op0, Op0IsKill);
[all …]
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/
DTargetLoweringBase.cpp220 RTLIB::Libcall RTLIB::getFPEXT(EVT OpVT, EVT RetVT) { in getFPEXT() argument
222 if (RetVT == MVT::f32) in getFPEXT()
225 if (RetVT == MVT::f64) in getFPEXT()
227 if (RetVT == MVT::f128) in getFPEXT()
229 if (RetVT == MVT::ppcf128) in getFPEXT()
232 if (RetVT == MVT::f128) in getFPEXT()
234 else if (RetVT == MVT::ppcf128) in getFPEXT()
237 if (RetVT == MVT::f128) in getFPEXT()
246 RTLIB::Libcall RTLIB::getFPROUND(EVT OpVT, EVT RetVT) { in getFPROUND() argument
247 if (RetVT == MVT::f16) { in getFPROUND()
[all …]
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/
DAArch64FastISel.cpp196 bool optimizeIntExtLoad(const Instruction *I, MVT RetVT, MVT SrcVT);
201 unsigned emitAddSub(bool UseAdd, MVT RetVT, const Value *LHS,
204 unsigned emitAddSub_rr(bool UseAdd, MVT RetVT, unsigned LHSReg,
207 unsigned emitAddSub_ri(bool UseAdd, MVT RetVT, unsigned LHSReg,
210 unsigned emitAddSub_rs(bool UseAdd, MVT RetVT, unsigned LHSReg,
215 unsigned emitAddSub_rx(bool UseAdd, MVT RetVT, unsigned LHSReg,
224 bool emitICmp(MVT RetVT, const Value *LHS, const Value *RHS, bool IsZExt);
225 bool emitICmp_ri(MVT RetVT, unsigned LHSReg, bool LHSIsKill, uint64_t Imm);
226 bool emitFCmp(MVT RetVT, const Value *LHS, const Value *RHS);
235 unsigned emitAdd(MVT RetVT, const Value *LHS, const Value *RHS,
[all …]
DAArch64ISelLowering.cpp12431 EVT RetVT = N->getValueType(0); in performLD1GatherCombine() local
12432 assert(RetVT.isScalableVector() && in performLD1GatherCombine()
12436 if (RetVT.getSizeInBits().getKnownMinSize() > AArch64::SVEBitsPerBlock) in performLD1GatherCombine()
12458 EVT HwRetVt = getSVEContainerType(RetVT); in performLD1GatherCombine()
12464 SDValue OutVT = DAG.getValueType(RetVT); in performLD1GatherCombine()
12465 if (RetVT.isFloatingPoint()) in performLD1GatherCombine()
12476 if (RetVT.isInteger() && (RetVT != HwRetVt)) in performLD1GatherCombine()
12477 Load = DAG.getNode(ISD::TRUNCATE, DL, RetVT, Load.getValue(0)); in performLD1GatherCombine()
12481 if (RetVT.isFloatingPoint()) in performLD1GatherCombine()
12482 Load = DAG.getNode(ISD::BITCAST, DL, RetVT, Load.getValue(0)); in performLD1GatherCombine()
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/include/llvm/CodeGen/
DRuntimeLibcalls.h37 Libcall getFPEXT(EVT OpVT, EVT RetVT);
41 Libcall getFPROUND(EVT OpVT, EVT RetVT);
45 Libcall getFPTOSINT(EVT OpVT, EVT RetVT);
49 Libcall getFPTOUINT(EVT OpVT, EVT RetVT);
53 Libcall getSINTTOFP(EVT OpVT, EVT RetVT);
57 Libcall getUINTTOFP(EVT OpVT, EVT RetVT);
DFastISel.h354 virtual unsigned fastEmit_(MVT VT, MVT RetVT, unsigned Opcode);
358 virtual unsigned fastEmit_r(MVT VT, MVT RetVT, unsigned Opcode, unsigned Op0,
363 virtual unsigned fastEmit_rr(MVT VT, MVT RetVT, unsigned Opcode, unsigned Op0,
369 virtual unsigned fastEmit_ri(MVT VT, MVT RetVT, unsigned Opcode, unsigned Op0,
382 virtual unsigned fastEmit_i(MVT VT, MVT RetVT, unsigned Opcode, uint64_t Imm);
387 virtual unsigned fastEmit_f(MVT VT, MVT RetVT, unsigned Opcode,
446 unsigned fastEmitInst_extractsubreg(MVT RetVT, unsigned Op0, bool Op0IsKill,
DTargetLowering.h3046 EVT RetVT, ArrayRef<SDValue> Ops,
3635 MakeLibCallOptions &setTypeListBeforeSoften(ArrayRef<EVT> OpsVT, EVT RetVT,
3638 RetVTBeforeSoften = RetVT;
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/PowerPC/
DPPCFastISel.cpp196 bool finishCall(MVT RetVT, CallLoweringInfo &CLI, unsigned &NumBytes);
1490 bool PPCFastISel::finishCall(MVT RetVT, CallLoweringInfo &CLI, unsigned &NumBytes) { in finishCall() argument
1501 if (RetVT != MVT::isVoid) { in finishCall()
1504 CCInfo.AnalyzeCallResult(RetVT, RetCC_PPC64_ELF_FIS); in finishCall()
1514 if (RetVT == MVT::i8 || RetVT == MVT::i16 || RetVT == MVT::i32) in finishCall()
1520 if (RetVT == CopyVT) { in finishCall()
1526 ResultReg = createResultReg(TLI.getRegClassFor(RetVT)); in finishCall()
1534 } else if (RetVT == MVT::i8 || RetVT == MVT::i16 || RetVT == MVT::i32) { in finishCall()
1570 MVT RetVT; in fastLowerCall() local
1572 RetVT = MVT::isVoid; in fastLowerCall()
[all …]
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/
DARMFastISel.cpp230 bool FinishCall(MVT RetVT, SmallVectorImpl<Register> &UsedRegs,
2034 bool ARMFastISel::FinishCall(MVT RetVT, SmallVectorImpl<Register> &UsedRegs, in FinishCall() argument
2044 if (RetVT != MVT::isVoid) { in FinishCall()
2047 CCInfo.AnalyzeCallResult(RetVT, CCAssignFnForCall(CC, true, isVarArg)); in FinishCall()
2050 if (RVLocs.size() == 2 && RetVT == MVT::f64) { in FinishCall()
2071 if (RetVT == MVT::i1 || RetVT == MVT::i8 || RetVT == MVT::i16) in FinishCall()
2209 MVT RetVT; in ARMEmitLibcall() local
2211 RetVT = MVT::isVoid; in ARMEmitLibcall()
2212 else if (!isTypeLegal(RetTy, RetVT)) in ARMEmitLibcall()
2216 if (RetVT != MVT::isVoid && RetVT != MVT::i32) { in ARMEmitLibcall()
[all …]
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/X86/
DX86FastISel.cpp121 bool X86FastEmitCMoveSelect(MVT RetVT, const Instruction *I);
123 bool X86FastEmitSSESelect(MVT RetVT, const Instruction *I);
125 bool X86FastEmitPseudoSelect(MVT RetVT, const Instruction *I);
248 MVT RetVT; in foldX86XALUIntrinsic() local
252 if (!isTypeLegal(RetTy, RetVT)) in foldX86XALUIntrinsic()
255 if (RetVT != MVT::i32 && RetVT != MVT::i64) in foldX86XALUIntrinsic()
2015 bool X86FastISel::X86FastEmitCMoveSelect(MVT RetVT, const Instruction *I) { in X86FastEmitCMoveSelect() argument
2021 if (RetVT < MVT::i16 || RetVT > MVT::i64) in X86FastEmitCMoveSelect()
2025 const TargetRegisterClass *RC = TLI.getRegClassFor(RetVT); in X86FastEmitCMoveSelect()
2147 bool X86FastISel::X86FastEmitSSESelect(MVT RetVT, const Instruction *I) { in X86FastEmitSSESelect() argument
[all …]
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Mips/
DMipsFastISel.cpp201 unsigned emitLogicalOp(unsigned ISDOpc, MVT RetVT, const Value *LHS,
247 bool finishCall(CallLoweringInfo &CLI, MVT RetVT, unsigned NumBytes);
296 unsigned MipsFastISel::emitLogicalOp(unsigned ISDOpc, MVT RetVT, in emitLogicalOp() argument
1279 bool MipsFastISel::finishCall(CallLoweringInfo &CLI, MVT RetVT, in finishCall() argument
1283 if (RetVT != MVT::isVoid) { in finishCall()
1297 if (RetVT == MVT::i1 || RetVT == MVT::i8 || RetVT == MVT::i16) in finishCall()
1515 MVT RetVT; in fastLowerCall() local
1517 RetVT = MVT::isVoid; in fastLowerCall()
1518 else if (!isTypeSupported(CLI.RetTy, RetVT)) in fastLowerCall()
1586 return finishCall(CLI, RetVT, NumBytes); in fastLowerCall()
[all …]
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/SelectionDAG/
DLegalizeDAG.cpp2045 EVT RetVT = Node->getValueType(0); in ExpandLibCall() local
2046 Type *RetTy = RetVT.getTypeForEVT(*DAG.getContext()); in ExpandLibCall()
2065 bool signExtend = TLI.shouldSignExtendTypeInLibCall(RetVT, isSigned); in ExpandLibCall()
2105 EVT RetVT = Node->getValueType(0); in ExpandFPLibCall() local
2109 std::pair<SDValue, SDValue> Tmp = TLI.makeLibCall(DAG, LC, RetVT, in ExpandFPLibCall()
2161 EVT RetVT = Node->getValueType(0); in ExpandArgFPLibCall() local
2165 std::pair<SDValue, SDValue> Tmp = TLI.makeLibCall(DAG, LC, RetVT, in ExpandArgFPLibCall()
2199 EVT RetVT = Node->getValueType(0); in ExpandDivRemLibCall() local
2200 Type *RetTy = RetVT.getTypeForEVT(*DAG.getContext()); in ExpandDivRemLibCall()
2215 SDValue FIPtr = DAG.CreateStackTemporary(RetVT); in ExpandDivRemLibCall()
[all …]
DLegalizeFloatTypes.cpp1882 EVT RetVT = N->getOperand(0).getValueType(); in ExpandFloatOp_LROUND() local
1884 return TLI.makeLibCall(DAG, GetFPLibCall(RetVT, in ExpandFloatOp_LROUND()
1895 EVT RetVT = N->getOperand(0).getValueType(); in ExpandFloatOp_LLROUND() local
1897 return TLI.makeLibCall(DAG, GetFPLibCall(RetVT, in ExpandFloatOp_LLROUND()
1908 EVT RetVT = N->getOperand(0).getValueType(); in ExpandFloatOp_LRINT() local
1910 return TLI.makeLibCall(DAG, GetFPLibCall(RetVT, in ExpandFloatOp_LRINT()
1921 EVT RetVT = N->getOperand(0).getValueType(); in ExpandFloatOp_LLRINT() local
1923 return TLI.makeLibCall(DAG, GetFPLibCall(RetVT, in ExpandFloatOp_LLRINT()
1937 static ISD::NodeType GetPromotionOpcode(EVT OpVT, EVT RetVT) { in GetPromotionOpcode() argument
1940 } else if (RetVT == MVT::f16) { in GetPromotionOpcode()
DTargetLowering.cpp126 TargetLowering::makeLibCall(SelectionDAG &DAG, RTLIB::Libcall LC, EVT RetVT, in makeLibCall() argument
158 Type *RetTy = RetVT.getTypeForEVT(*DAG.getContext()); in makeLibCall()
160 bool signExtend = shouldSignExtendTypeInLibCall(RetVT, CallOptions.IsSExt); in makeLibCall()
396 EVT RetVT = getCmpLibcallReturnType(); in softenSetCCOperands() local
401 CallOptions.setTypeListBeforeSoften(OpsVT, RetVT, true); in softenSetCCOperands()
402 auto Call = makeLibCall(DAG, LC1, RetVT, Ops, CallOptions, dl, Chain); in softenSetCCOperands()
404 NewRHS = DAG.getConstant(0, dl, RetVT); in softenSetCCOperands()
408 assert(RetVT.isInteger()); in softenSetCCOperands()
409 CCCode = getSetCCInverse(CCCode, RetVT); in softenSetCCOperands()
417 getSetCCResultType(DAG.getDataLayout(), *DAG.getContext(), RetVT); in softenSetCCOperands()
[all …]
DFastISel.cpp2230 unsigned FastISel::fastEmitInst_extractsubreg(MVT RetVT, unsigned Op0, in fastEmitInst_extractsubreg() argument
2232 unsigned ResultReg = createResultReg(TLI.getRegClassFor(RetVT)); in fastEmitInst_extractsubreg()
DLegalizeVectorTypes.cpp4777 EVT RetVT = WidenEltVT; in FindMemType() local
4779 return RetVT; in FindMemType()
4801 RetVT = MemVT; in FindMemType()
4824 if (RetVT.getSizeInBits() < MemVTWidth || MemVT == WidenVT) in FindMemType()
4829 return RetVT; in FindMemType()
DLegalizeIntegerTypes.cpp1942 EVT RetVT = Node->getValueType(0); in ExpandAtomic() local
1945 return TLI.makeLibCall(DAG, LC, RetVT, Ops, CallOptions, SDLoc(Node), in ExpandAtomic()
2766 EVT RetVT = N->getValueType(0); in ExpandIntRes_LLROUND_LLRINT() local
2771 std::pair<SDValue, SDValue> Tmp = TLI.makeLibCall(DAG, LC, RetVT, in ExpandIntRes_LLROUND_LLRINT()
DSelectionDAGBuilder.cpp6214 EVT RetVT = TLI.getValueType(DAG.getDataLayout(), I.getType()); in visitIntrinsicCall() local
6215 setValue(&I, DAG.getNode(Opcode, sdl, RetVT, in visitIntrinsicCall()
9056 EVT RetVT = OldRetTys[i]; in LowerCallTo() local
9058 MVT RegisterVT = getRegisterType(CLI.RetTy->getContext(), RetVT); in LowerCallTo()
9059 unsigned NumRegs = getNumRegisters(CLI.RetTy->getContext(), RetVT); in LowerCallTo()
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/WebAssembly/
DWebAssemblyFastISel.cpp1130 EVT RetVT = TLI.getValueType(DL, I->getType()); in selectBitCast() local
1131 if (!VT.isSimple() || !RetVT.isSimple()) in selectBitCast()
1138 if (VT == RetVT) { in selectBitCast()
1144 Register Reg = fastEmit_ISD_BITCAST_r(VT.getSimpleVT(), RetVT.getSimpleVT(), in selectBitCast()