Searched refs:TGSI_OPCODE_UADD (Results 1 – 12 of 12) sorted by relevance
| /third_party/mesa3d/src/gallium/auxiliary/tgsi/ |
| D | tgsi_info.c | 171 case TGSI_OPCODE_UADD: in tgsi_opcode_infer_type()
276 case TGSI_OPCODE_UADD: in tgsi_opcode_infer_src_type()
|
| D | tgsi_dynamic_indexing.c | 122 inst.Instruction.Opcode = TGSI_OPCODE_UADD; in remove_dynamic_indexes()
257 inst.Instruction.Opcode = TGSI_OPCODE_UADD; in remove_dynamic_indexes()
|
| D | tgsi_exec.c | 5531 case TGSI_OPCODE_UADD: in exec_instruction()
|
| /third_party/mesa3d/src/gallium/include/pipe/ |
| D | p_shader_tokens.h | 474 TGSI_OPCODE_UADD = 129, enumerator
|
| /third_party/mesa3d/src/gallium/auxiliary/gallivm/ |
| D | lp_bld_tgsi_action.c | 726 TGSI_OPCODE_UADD, tmp, emit_data->args[2]); in umad_emit()
2589 bld_base->op_actions[TGSI_OPCODE_UADD].emit = uadd_emit_cpu; in lp_set_default_actions_cpu()
|
| /third_party/mesa3d/src/nouveau/codegen/ |
| D | nv50_ir_from_tgsi.cpp | 526 case TGSI_OPCODE_UADD: in inferSrcType()
3200 case TGSI_OPCODE_UADD: in handleInstruction()
|
| /third_party/mesa3d/src/gallium/frontends/d3d10umd/ |
| D | ShaderTGSI.c | 96 {D3D10_SB_OPCODE_IADD, OF_INT, TGSI_OPCODE_UADD},
|
| /third_party/mesa3d/src/gallium/auxiliary/nir/ |
| D | tgsi_to_nir.c | 1903 [TGSI_OPCODE_UADD] = nir_op_iadd,
|
| D | nir_to_tgsi.c | 1424 [nir_op_iadd] = { TGSI_OPCODE_UADD, TGSI_OPCODE_U64ADD }, in ntt_emit_alu()
|
| /third_party/mesa3d/src/gallium/drivers/r600/ |
| D | r600_shader.c | 11914 [TGSI_OPCODE_UADD] = { ALU_OP2_ADD_INT, tgsi_op2},
12111 [TGSI_OPCODE_UADD] = { ALU_OP2_ADD_INT, tgsi_op2},
12338 [TGSI_OPCODE_UADD] = { ALU_OP2_ADD_INT, tgsi_op2},
|
| /third_party/mesa3d/src/gallium/drivers/svga/ |
| D | svga_tgsi_vgpu10.c | 958 case TGSI_OPCODE_UADD: in translate_opcode()
10931 case TGSI_OPCODE_UADD: in emit_instruction()
|
| /third_party/mesa3d/docs/relnotes/ |
| D | 21.1.0.rst | 2197 - r600: Handle negate of second operator in TGSI_OPCODE_UADD
|