/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/X86/ |
D | X86TargetTransformInfo.cpp | 1340 { ISD::TRUNCATE, MVT::v16i8, MVT::v16i32, 1 }, in getCastInstrCost() 1341 { ISD::TRUNCATE, MVT::v16i16, MVT::v16i32, 1 }, in getCastInstrCost() 1342 { ISD::TRUNCATE, MVT::v8i16, MVT::v8i64, 1 }, in getCastInstrCost() 1343 { ISD::TRUNCATE, MVT::v8i32, MVT::v8i64, 1 }, in getCastInstrCost() 1428 { ISD::TRUNCATE, MVT::v4i8, MVT::v4i64, 2 }, in getCastInstrCost() 1429 { ISD::TRUNCATE, MVT::v4i16, MVT::v4i64, 2 }, in getCastInstrCost() 1430 { ISD::TRUNCATE, MVT::v4i32, MVT::v4i64, 2 }, in getCastInstrCost() 1431 { ISD::TRUNCATE, MVT::v8i8, MVT::v8i32, 2 }, in getCastInstrCost() 1432 { ISD::TRUNCATE, MVT::v8i16, MVT::v8i32, 2 }, in getCastInstrCost() 1433 { ISD::TRUNCATE, MVT::v8i32, MVT::v8i64, 4 }, in getCastInstrCost() [all …]
|
D | X86ISelLowering.cpp | 806 setOperationAction(ISD::TRUNCATE, VT, Expand); in X86TargetLowering() 1023 setOperationAction(ISD::TRUNCATE, MVT::v2i8, Custom); in X86TargetLowering() 1024 setOperationAction(ISD::TRUNCATE, MVT::v2i16, Custom); in X86TargetLowering() 1025 setOperationAction(ISD::TRUNCATE, MVT::v2i32, Custom); in X86TargetLowering() 1026 setOperationAction(ISD::TRUNCATE, MVT::v4i8, Custom); in X86TargetLowering() 1027 setOperationAction(ISD::TRUNCATE, MVT::v4i16, Custom); in X86TargetLowering() 1028 setOperationAction(ISD::TRUNCATE, MVT::v8i8, Custom); in X86TargetLowering() 1240 setOperationAction(ISD::TRUNCATE, MVT::v16i8, Custom); in X86TargetLowering() 1241 setOperationAction(ISD::TRUNCATE, MVT::v8i16, Custom); in X86TargetLowering() 1242 setOperationAction(ISD::TRUNCATE, MVT::v4i32, Custom); in X86TargetLowering() [all …]
|
D | X86ISelDAGToDAG.cpp | 2108 RHS.getNode()->getOpcode() == ISD::TRUNCATE || in matchAddressRecursively() 2618 if (N.getOpcode() == ISD::TRUNCATE) { in selectRelocImm() 2687 if (N->getOpcode() == ISD::TRUNCATE) in isSExtAbsoluteSymbolRef() 3279 if (V->getOpcode() == ISD::TRUNCATE && checkOneUse(V)) { in matchBitExtract() 3338 if (ShiftAmt.getOpcode() == ISD::TRUNCATE) { in matchBitExtract() 3418 NBits = CurDAG->getNode(ISD::TRUNCATE, DL, MVT::i8, NBits); in matchBitExtract() 3505 Extract = CurDAG->getNode(ISD::TRUNCATE, DL, NVT, Extract); in matchBitExtract() 3714 if (ShiftAmt->getOpcode() == ISD::TRUNCATE) in tryShiftAmountMod() 3754 NewShiftAmt = CurDAG->getNode(ISD::TRUNCATE, DL, MVT::i8, NewShiftAmt); in tryShiftAmountMod() 5065 if (N0.getOpcode() == ISD::TRUNCATE && N0.hasOneUse()) in Select()
|
D | X86IntrinsicsInfo.h | 641 ISD::TRUNCATE, X86ISD::VMTRUNC), 645 ISD::TRUNCATE, X86ISD::VMTRUNC), 647 ISD::TRUNCATE, X86ISD::VMTRUNC), 661 ISD::TRUNCATE, X86ISD::VMTRUNC),
|
/third_party/cups-filters/filter/ |
D | texttotext.c | 40 TRUNCATE = 0, enumerator 413 overlong_lines = TRUNCATE; in main() 423 (overlong_lines == TRUNCATE ? "Truncate at maximum width" : in main() 658 if (overlong_lines == TRUNCATE && outbuf[0] != '\0') in main()
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/ |
D | ARMTargetTransformInfo.cpp | 223 { ISD::TRUNCATE, MVT::v4i32, MVT::v4i64, 0 }, in getCastInstrCost() 224 { ISD::TRUNCATE, MVT::v4i16, MVT::v4i32, 1 }, in getCastInstrCost() 239 { ISD::TRUNCATE, MVT::v16i8, MVT::v16i32, 6 }, in getCastInstrCost() 240 { ISD::TRUNCATE, MVT::v8i8, MVT::v8i32, 3 }, in getCastInstrCost() 392 { ISD::TRUNCATE, MVT::i32, MVT::i64, 0 }, in getCastInstrCost() 393 { ISD::TRUNCATE, MVT::i16, MVT::i64, 0 }, in getCastInstrCost() 394 { ISD::TRUNCATE, MVT::i8, MVT::i64, 0 }, in getCastInstrCost() 395 { ISD::TRUNCATE, MVT::i1, MVT::i64, 0 } in getCastInstrCost()
|
D | ARMSelectionDAGInfo.cpp | 91 Src = DAG.getNode(ISD::TRUNCATE, dl, MVT::i32, Src); in EmitSpecializedLibcall()
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/SelectionDAG/ |
D | DAGCombiner.cpp | 1097 SDValue Trunc = DAG.getNode(ISD::TRUNCATE, DL, VT, SDValue(ExtLoad, 0)); in ReplaceLoadWithPromotedLoad() 1211 DAG.getNode(ISD::TRUNCATE, DL, VT, DAG.getNode(Opc, DL, PVT, NN0, NN1)); in PromoteIntBinOp() 1281 DAG.getNode(ISD::TRUNCATE, DL, VT, DAG.getNode(Opc, DL, PVT, N0, N1)); in PromoteIntShiftOp() 1353 SDValue Result = DAG.getNode(ISD::TRUNCATE, DL, VT, NewLD); in PromoteLoad() 1567 case ISD::TRUNCATE: return visitTRUNCATE(N); in visit() 2371 if (V.getOpcode() == ISD::TRUNCATE || V.getOpcode() == ISD::ZERO_EXTEND) { in getAsCarry() 4102 return DAG.getNode(ISD::TRUNCATE, DL, VT, N1); in visitMULHS() 4158 return DAG.getNode(ISD::TRUNCATE, DL, VT, N1); in visitMULHU() 4235 Hi = DAG.getNode(ISD::TRUNCATE, DL, VT, Hi); in visitSMUL_LOHI() 4237 Lo = DAG.getNode(ISD::TRUNCATE, DL, VT, Lo); in visitSMUL_LOHI() [all …]
|
D | TargetLowering.cpp | 570 DAG.getNode(ISD::TRUNCATE, dl, SmallVT, Op.getOperand(0)), in ShrinkDemandedOp() 571 DAG.getNode(ISD::TRUNCATE, dl, SmallVT, Op.getOperand(1))); in ShrinkDemandedOp() 1783 case ISD::TRUNCATE: { in SimplifyDemandedBits() 1797 return TLO.CombineTo(Op, TLO.DAG.getNode(ISD::TRUNCATE, dl, VT, NewSrc)); in SimplifyDemandedBits() 1830 TLO.DAG.getNode(ISD::TRUNCATE, dl, VT, Src.getOperand(0)); in SimplifyDemandedBits() 2602 case ISD::TRUNCATE: in SimplifyDemandedVectorElts() 3178 if (N0.hasOneUse() && N0.getOpcode() == ISD::TRUNCATE) in SimplifySetCC() 3262 SDValue Trunc = DAG.getNode(ISD::TRUNCATE, dl, MinVT, PreExt); in SimplifySetCC() 3455 return DAG.getNode(ISD::TRUNCATE, dl, VT, N0); in SimplifySetCC() 3494 if (Op0.getOpcode() == ISD::TRUNCATE) in SimplifySetCC() [all …]
|
D | LegalizeIntegerTypes.cpp | 91 case ISD::TRUNCATE: Res = PromoteIntRes_TRUNCATE(N); break; in PromoteIntegerResult() 1031 EOp1 = DAG.getNode(ISD::TRUNCATE, dl, HalfNVT, EOp1); in PromoteIntRes_TRUNCATE() 1032 EOp2 = DAG.getNode(ISD::TRUNCATE, dl, HalfNVT, EOp2); in PromoteIntRes_TRUNCATE() 1043 SDValue WideTrunc = DAG.getNode(ISD::TRUNCATE, dl, TruncVT, WideInOp); in PromoteIntRes_TRUNCATE() 1058 return DAG.getNode(ISD::TRUNCATE, dl, NVT, Res); in PromoteIntRes_TRUNCATE() 1283 case ISD::TRUNCATE: Res = PromoteIntOp_TRUNCATE(N); break; in PromoteIntegerOperand() 1668 return DAG.getNode(ISD::TRUNCATE, SDLoc(N), N->getValueType(0), Op); in PromoteIntOp_TRUNCATE() 1761 return DAG.getNode(ISD::TRUNCATE, dl, VT, Reduce); in PromoteIntOp_VECREDUCE() 1830 case ISD::TRUNCATE: ExpandIntRes_TRUNCATE(N, Lo, Hi); break; in ExpandIntegerResult() 3505 Lo = DAG.getNode(ISD::TRUNCATE, dl, NVT, N->getOperand(0)); in ExpandIntRes_TRUNCATE() [all …]
|
D | LegalizeVectorTypes.cpp | 101 case ISD::TRUNCATE: in ScalarizeVectorResult() 292 return DAG.getNode(ISD::TRUNCATE, SDLoc(N), EltVT, InOp); in ScalarizeVecRes_BUILD_VECTOR() 322 Op = DAG.getNode(ISD::TRUNCATE, SDLoc(N), EltVT, Op); in ScalarizeVecRes_INSERT_VECTOR_ELT() 409 return DAG.getNode(ISD::TRUNCATE, SDLoc(N), EltVT, InOp); in ScalarizeVecRes_SCALAR_TO_VECTOR() 475 Cond = DAG.getNode(ISD::TRUNCATE, SDLoc(N), BoolVT, Cond); in ScalarizeVecRes_VSELECT() 570 case ISD::TRUNCATE: in ScalarizeVectorOperand() 894 case ISD::TRUNCATE: in SplitVectorResult() 1479 Lo = DAG.getNode(ISD::TRUNCATE, dl, LoVT, Lo); in SplitVecRes_INSERT_VECTOR_ELT() 1481 Hi = DAG.getNode(ISD::TRUNCATE, dl, HiVT, Hi); in SplitVecRes_INSERT_VECTOR_ELT() 1930 case ISD::TRUNCATE: in SplitVectorOperand() [all …]
|
D | LegalizeDAG.cpp | 644 Value = DAG.getNode(ISD::TRUNCATE, dl, StVT, Value); in LegalizeStoreOps() 650 Value = DAG.getNode(ISD::TRUNCATE, dl, in LegalizeStoreOps() 1555 SignBit = DAG.getNode(ISD::TRUNCATE, DL, MagVT, SignBit); in ExpandFCOPYSIGN() 2593 SDValue Trunc = DAG.getNode(ISD::TRUNCATE, dl, DestVT, Operation); in PromoteLegalFP_TO_INT() 3118 Tmp1 = DAG.getNode(ISD::TRUNCATE, dl, Node->getValueType(0), Tmp1); in ExpandNode() 3121 Tmp1 = DAG.getNode(ISD::TRUNCATE, dl, Node->getValueType(0), in ExpandNode() 4264 Results.push_back(DAG.getNode(ISD::TRUNCATE, dl, OVT, Tmp1)); in PromoteNode() 4276 Results.push_back(DAG.getNode(ISD::TRUNCATE, dl, OVT, Tmp1)); in PromoteNode() 4301 TruncOp = ISD::TRUNCATE; in PromoteNode() 4350 TruncOp = ISD::TRUNCATE; in PromoteNode() [all …]
|
D | LegalizeTypes.cpp | 998 Lo = DAG.getNode(ISD::TRUNCATE, dl, LoVT, Op); in SplitInteger() 1007 Hi = DAG.getNode(ISD::TRUNCATE, dl, HiVT, Hi); in SplitInteger()
|
D | SelectionDAG.cpp | 1145 getNode(ISD::TRUNCATE, DL, VT, Op); in getAnyExtOrTrunc() 1151 getNode(ISD::TRUNCATE, DL, VT, Op); in getSExtOrTrunc() 1157 getNode(ISD::TRUNCATE, DL, VT, Op); in getZExtOrTrunc() 1163 return getNode(ISD::TRUNCATE, SL, VT, Op); in getBoolExtOrTrunc() 3110 case ISD::TRUNCATE: { in computeKnownBits() 3837 case ISD::TRUNCATE: { in ComputeNumSignBits() 4392 case ISD::TRUNCATE: in getNode() 4535 case ISD::TRUNCATE: in getNode() 4655 if (OpOpcode == ISD::TRUNCATE) { in getNode() 4663 case ISD::TRUNCATE: in getNode() [all …]
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/ |
D | AArch64TargetTransformInfo.cpp | 302 { ISD::TRUNCATE, MVT::v4i16, MVT::v4i32, 1 }, in getCastInstrCost() 303 { ISD::TRUNCATE, MVT::v4i32, MVT::v4i64, 0 }, in getCastInstrCost() 304 { ISD::TRUNCATE, MVT::v8i8, MVT::v8i32, 3 }, in getCastInstrCost() 305 { ISD::TRUNCATE, MVT::v16i8, MVT::v16i32, 6 }, in getCastInstrCost()
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/include/llvm/CodeGen/ |
D | ISDOpcodes.h | 535 TRUNCATE, enumerator
|
/third_party/mesa3d/src/freedreno/.gitlab-ci/reference/ |
D | dEQP-GLES2.functional.texture.specification.basic_teximage2d.rgba16f_2d.log | 146 …PA_SU_VTX_CNTL: { PIX_CENTER = PIXCENTER_OGL | ROUND_MODE = TRUNCATE | QUANT_MODE = ONE_SIXTEENTH } 304 !+ 00000001 PA_SU_VTX_CNTL: { PIX_CENTER = PIXCENTER_OGL | ROUND_MODE = TRUNCATE | QUANT_MODE = O… 520 …PA_SU_VTX_CNTL: { PIX_CENTER = PIXCENTER_OGL | ROUND_MODE = TRUNCATE | QUANT_MODE = ONE_SIXTEENTH } 678 …+ 00000001 PA_SU_VTX_CNTL: { PIX_CENTER = PIXCENTER_OGL | ROUND_MODE = TRUNCATE | QUANT_MODE = O… 894 …PA_SU_VTX_CNTL: { PIX_CENTER = PIXCENTER_OGL | ROUND_MODE = TRUNCATE | QUANT_MODE = ONE_SIXTEENTH } 1052 …+ 00000001 PA_SU_VTX_CNTL: { PIX_CENTER = PIXCENTER_OGL | ROUND_MODE = TRUNCATE | QUANT_MODE = O… 1268 …PA_SU_VTX_CNTL: { PIX_CENTER = PIXCENTER_OGL | ROUND_MODE = TRUNCATE | QUANT_MODE = ONE_SIXTEENTH } 1426 …+ 00000001 PA_SU_VTX_CNTL: { PIX_CENTER = PIXCENTER_OGL | ROUND_MODE = TRUNCATE | QUANT_MODE = O… 1642 …PA_SU_VTX_CNTL: { PIX_CENTER = PIXCENTER_OGL | ROUND_MODE = TRUNCATE | QUANT_MODE = ONE_SIXTEENTH } 1800 …+ 00000001 PA_SU_VTX_CNTL: { PIX_CENTER = PIXCENTER_OGL | ROUND_MODE = TRUNCATE | QUANT_MODE = O… [all …]
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/SystemZ/ |
D | SystemZISelDAGToDAG.cpp | 458 if (Opcode == ISD::TRUNCATE) { in expandAddress() 642 SDValue Trunc = CurDAG->getNode(ISD::TRUNCATE, DL, VT, Base); in getAddressOperands() 776 case ISD::TRUNCATE: { in expandRxSBG() 966 RISBG.Input.getOpcode() != ISD::TRUNCATE) in tryRISBGZero() 1072 RxSBG[I].Input.getOpcode() != ISD::TRUNCATE) in tryRxSBG()
|
D | SystemZISelLowering.cpp | 1284 Value = DAG.getNode(ISD::TRUNCATE, DL, VA.getValVT(), Value); in convertLocVTToValVT() 2248 if (C.Op0.getOpcode() == ISD::TRUNCATE && in adjustICmpTruncate() 2624 Hi = DAG.getNode(ISD::TRUNCATE, DL, MVT::i32, Hi); in lowerMUL_LOHI32() 2625 Lo = DAG.getNode(ISD::TRUNCATE, DL, MVT::i32, Mul); in lowerMUL_LOHI32() 3307 return DAG.getNode(ISD::TRUNCATE, DL, MVT::i32, Shift); in lowerBITCAST() 3516 Op1 = DAG.getNode(ISD::TRUNCATE, DL, MVT::i32, Op1); in lowerSDIVREM() 3588 SDValue Low32 = DAG.getNode(ISD::TRUNCATE, DL, MVT::i32, LowOp); in lowerOR() 3633 SetCC = DAG.getNode(ISD::TRUNCATE, DL, MVT::i1, SetCC); in lowerXALUO() 3699 SetCC = DAG.getNode(ISD::TRUNCATE, DL, MVT::i1, SetCC); in lowerADDSUBCARRY() 3758 Op = DAG.getNode(ISD::TRUNCATE, DL, VT, Op); in lowerCTPOP() [all …]
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/PowerPC/ |
D | PPCISelLowering.cpp | 220 setOperationAction(ISD::TRUNCATE, MVT::i1, Custom); in PPCTargetLowering() 696 setOperationAction(ISD::TRUNCATE, MVT::v8i8, Custom); in PPCTargetLowering() 697 setOperationAction(ISD::TRUNCATE, MVT::v4i8, Custom); in PPCTargetLowering() 698 setOperationAction(ISD::TRUNCATE, MVT::v2i8, Custom); in PPCTargetLowering() 699 setOperationAction(ISD::TRUNCATE, MVT::v4i16, Custom); in PPCTargetLowering() 700 setOperationAction(ISD::TRUNCATE, MVT::v2i16, Custom); in PPCTargetLowering() 1172 setTargetDAGCombine(ISD::TRUNCATE); in PPCTargetLowering() 1177 setTargetDAGCombine(ISD::TRUNCATE); in PPCTargetLowering() 3598 ArgValue = DAG.getNode(ISD::TRUNCATE, dl, MVT::i1, ArgValue); in LowerFormalArguments_32SVR4() 3738 return DAG.getNode(ISD::TRUNCATE, dl, ObjectVT, ArgVal); in extendArgForPPC64() [all …]
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/ |
D | AMDGPUISelLowering.cpp | 490 setTargetDAGCombine(ISD::TRUNCATE); in AMDGPUTargetLowering() 2437 LZ = DAG.getNode(ISD::TRUNCATE, SL, MVT::i32, LZ); in LowerINT_TO_FP32() 2457 DAG.getNode(ISD::TRUNCATE, SL, MVT::i32, UShl)); in LowerINT_TO_FP32() 2992 if (N0.getOpcode() == ISD::TRUNCATE) { in performAssertSZExtCombine() 3001 return DAG.getNode(ISD::TRUNCATE, SL, N->getValueType(0), NewInReg); in performAssertSZExtCombine() 3104 SDValue Lo = DAG.getNode(ISD::TRUNCATE, SL, MVT::i32, LHS); in performShlCombine() 3216 return DAG.getNode(ISD::TRUNCATE, SL, VT, Elt0); in performTruncateCombine() 3237 return DAG.getNode(ISD::TRUNCATE, SL, VT, SrcElt); in performTruncateCombine() 3263 SDValue Trunc = DAG.getNode(ISD::TRUNCATE, SL, MidVT, in performTruncateCombine() 3274 return DAG.getNode(ISD::TRUNCATE, SL, VT, ShrunkShift); in performTruncateCombine() [all …]
|
D | SIISelLowering.cpp | 225 setOperationAction(ISD::TRUNCATE, MVT::v2i32, Expand); in SITargetLowering() 1496 SDValue ArgVal = DAG.getNode(ISD::TRUNCATE, SL, IntVT, Extract); in lowerKernargMemParameter() 2207 Val = DAG.getNode(ISD::TRUNCATE, DL, ValVT, Val); in LowerFormalArguments() 2212 Val = DAG.getNode(ISD::TRUNCATE, DL, ValVT, Val); in LowerFormalArguments() 2215 Val = DAG.getNode(ISD::TRUNCATE, DL, ValVT, Val); in LowerFormalArguments() 2414 Val = DAG.getNode(ISD::TRUNCATE, DL, VA.getValVT(), Val); in LowerCallResult() 2419 Val = DAG.getNode(ISD::TRUNCATE, DL, VA.getValVT(), Val); in LowerCallResult() 2422 Val = DAG.getNode(ISD::TRUNCATE, DL, VA.getValVT(), Val); in LowerCallResult() 4123 Elt = DAG.getNode(ISD::TRUNCATE, DL, MVT::i16, Elt); in adjustLoadValueTypeImpl() 4360 NewSelect = DAG.getNode(ISD::TRUNCATE, SL, NewVT, NewSelect); in ReplaceNodeResults() [all …]
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/NVPTX/ |
D | NVPTXISelLowering.cpp | 1874 Ret = DAG.getNode(ISD::TRUNCATE, dl, ProxyRegTruncates[i].getValue(), Ret); in LowerCall() 2220 SDValue Trunc = DAG.getNode(ISD::TRUNCATE, DL, MVT::i1, Select); in LowerSelect() 2259 SDValue result = DAG.getNode(ISD::TRUNCATE, dl, MVT::i1, newLD); in LowerLOADi1() 2604 Elt = DAG.getNode(ISD::TRUNCATE, dl, MVT::i1, Elt); in LowerFormalArguments() 4695 DCI.DAG.getNode(ISD::TRUNCATE, DL, DemotedVT, LHS); in TryMULWIDECombine() 4697 DCI.DAG.getNode(ISD::TRUNCATE, DL, DemotedVT, RHS); in TryMULWIDECombine() 4897 Res = DAG.getNode(ISD::TRUNCATE, DL, ResVT.getVectorElementType(), Res); in ReplaceLoadVector() 5010 DAG.getNode(ISD::TRUNCATE, DL, ResVT.getVectorElementType(), Res); in ReplaceINTRINSIC_W_CHAIN() 5040 Results.push_back(DAG.getNode(ISD::TRUNCATE, DL, MVT::i8, in ReplaceINTRINSIC_W_CHAIN()
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Mips/ |
D | MipsISelLowering.cpp | 1044 CurDAG.getNode(ISD::TRUNCATE, DL, MVT::i32, Mult->getOperand(0)), in performMADD_MSUBCombine() 1045 CurDAG.getNode(ISD::TRUNCATE, DL, MVT::i32, Mult->getOperand(1)), ACCIn}; in performMADD_MSUBCombine() 2388 E = DAG.getNode(ISD::TRUNCATE, DL, TyX, E); in lowerFCOPYSIGN64() 2409 SrlY = DAG.getNode(ISD::TRUNCATE, DL, TyX, SrlY); in lowerFCOPYSIGN64() 3509 Val = DAG.getNode(ISD::TRUNCATE, DL, VA.getValVT(), Val); in LowerCallResult() 3515 Val = DAG.getNode(ISD::TRUNCATE, DL, VA.getValVT(), Val); in LowerCallResult() 3521 Val = DAG.getNode(ISD::TRUNCATE, DL, VA.getValVT(), Val); in LowerCallResult() 3566 Val = DAG.getNode(ISD::TRUNCATE, DL, ValVT, Val); in UnpackFromArgumentSlot() 3571 Val = DAG.getNode(ISD::TRUNCATE, DL, ValVT, Val); in UnpackFromArgumentSlot() 3576 Val = DAG.getNode(ISD::TRUNCATE, DL, ValVT, Val); in UnpackFromArgumentSlot()
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Sparc/ |
D | SparcISelLowering.cpp | 456 Arg = DAG.getNode(ISD::TRUNCATE, dl, VA.getLocVT(), Arg); in LowerFormalArguments_32() 626 Arg = DAG.getNode(ISD::TRUNCATE, DL, VA.getValVT(), Arg); in LowerFormalArguments_64() 1342 RV = DAG.getNode(ISD::TRUNCATE, DL, VA.getValVT(), RV); in LowerCall_64() 2888 SDValue Src1Lo = DAG.getNode(ISD::TRUNCATE, dl, MVT::i32, Src1); in LowerADDC_ADDE_SUBC_SUBE() 2891 Src1Hi = DAG.getNode(ISD::TRUNCATE, dl, MVT::i32, Src1Hi); in LowerADDC_ADDE_SUBC_SUBE() 2894 SDValue Src2Lo = DAG.getNode(ISD::TRUNCATE, dl, MVT::i32, Src2); in LowerADDC_ADDE_SUBC_SUBE() 2897 Src2Hi = DAG.getNode(ISD::TRUNCATE, dl, MVT::i32, Src2Hi); in LowerADDC_ADDE_SUBC_SUBE()
|