Searched refs:addRegMask (Results 1 – 17 of 17) sorted by relevance
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/ |
| D | AArch64CallLowering.cpp | 821 MIB.addRegMask(Mask); in lowerTailCall()
978 MIB.addRegMask(Mask); in lowerCall()
|
| D | AArch64InstructionSelector.cpp | 2487 .addRegMask(TRI.getTLSCallPreservedMask()); in selectTLSGlobalValue()
|
| D | AArch64FastISel.cpp | 3319 MIB.addRegMask(TRI.getCallPreservedMask(*FuncInfo.MF, CC)); in fastLowerCall()
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/X86/ |
| D | X86CallLowering.cpp | 405 .addRegMask(TRI->getCallPreservedMask(MF, Info.CallConv)); in lowerCall()
|
| D | X86FastISel.cpp | 3522 MIB.addRegMask(TRI.getCallPreservedMask(*FuncInfo.MF, CC)); in fastLowerCall()
|
| D | X86ISelLowering.cpp | 31155 .addRegMask(RegMask) in EmitLoweredSegAlloca()
31163 .addRegMask(RegMask) in EmitLoweredSegAlloca()
31172 .addRegMask(RegMask) in EmitLoweredSegAlloca()
31314 MIB.addReg(X86::RAX, RegState::ImplicitDefine).addRegMask(RegMask); in EmitLoweredTLSCall()
31326 MIB.addReg(X86::EAX, RegState::ImplicitDefine).addRegMask(RegMask); in EmitLoweredTLSCall()
31338 MIB.addReg(X86::EAX, RegState::ImplicitDefine).addRegMask(RegMask); in EmitLoweredTLSCall()
31642 MIB.addRegMask(RegInfo->getNoPreservedMask()); in emitEHSjLjSetJmp()
32084 .addRegMask(RI.getNoPreservedMask()); in EmitSjLjDispatchBlock()
32087 .addRegMask(RI.getNoPreservedMask()); in EmitSjLjDispatchBlock()
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/include/llvm/CodeGen/ |
| D | MachineInstrBuilder.h | 188 const MachineInstrBuilder &addRegMask(const uint32_t *Mask) const { in addRegMask() function
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/SystemZ/ |
| D | SystemZElimCompare.cpp | 682 MIB.addRegMask(RegMask); in fuseCompareOperations()
|
| D | SystemZInstrInfo.cpp | 749 .addRegMask(RegMask) in PredicateInstruction()
759 .addRegMask(RegMask) in PredicateInstruction()
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/ |
| D | ARMCallLowering.cpp | 540 MIB.addRegMask(TRI->getCallPreservedMask(MF, Info.CallConv)); in lowerCall()
|
| D | ARMFastISel.cpp | 2281 MIB.addRegMask(TRI.getCallPreservedMask(*FuncInfo.MF, CC)); in ARMEmitLibcall()
2425 MIB.addRegMask(TRI.getCallPreservedMask(*FuncInfo.MF, CC)); in SelectCall()
|
| D | ARMISelLowering.cpp | 9710 MIB.addRegMask(RI.getSjLjDispatchPreservedMask(*MF)); in EmitSjLjDispatchBlock()
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Mips/ |
| D | MipsCallLowering.cpp | 583 MIB.addRegMask(TRI->getCallPreservedMask(MF, F.getCallingConv())); in lowerCall()
|
| D | MipsFastISel.cpp | 1571 MIB.addRegMask(TRI.getCallPreservedMask(*FuncInfo.MF, CC)); in fastLowerCall()
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/SelectionDAG/ |
| D | InstrEmitter.cpp | 400 MIB.addRegMask(RM->getRegMask()); in AddOperand()
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/PowerPC/ |
| D | PPCFastISel.cpp | 1677 MIB.addRegMask(TRI.getCallPreservedMask(*FuncInfo.MF, CC)); in fastLowerCall()
|
| D | PPCISelLowering.cpp | 11027 MIB.addRegMask(TRI->getNoPreservedMask()); in emitEHSjLjSetJmp()
|