Home
last modified time | relevance | path

Searched refs:bitsGT (Results 1 – 17 of 17) sorted by relevance

/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/
DARMSelectionDAGInfo.cpp90 if (Src.getValueType().bitsGT(MVT::i32)) in EmitSpecializedLibcall()
DARMISelLowering.cpp11276 unsigned ExtOp = VT.bitsGT(tmp.getValueType()) ? ISD::ANY_EXTEND : ISD::TRUNCATE; in AddCombineBUILD_VECTORToVPADDL()
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/include/llvm/CodeGen/
DValueTypes.h231 bool bitsGT(EVT VT) const { in bitsGT() function
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/X86/
DX86SelectionDAGInfo.cpp138 if (AVT.bitsGT(MVT::i8)) { in EmitTargetCodeForMemset()
DX86FastISel.cpp3646 if (DstVT.bitsGT(SrcVT)) in fastSelectInstruction()
DX86ISelLowering.cpp20489 if (Sign.getSimpleValueType().bitsGT(VT)) in LowerFCOPYSIGN()
26483 if (EltVT != MVT::i64 && EltVT.bitsGT(MVT::i32)) in LowerScalarVariableShift()
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/SelectionDAG/
DSelectionDAG.cpp1123 return VT.bitsGT(Op.getValueType()) in getFPExtendOrRound()
1134 VT.bitsGT(Op.getValueType()) in getStrictFPExtendOrRound()
1143 return VT.bitsGT(Op.getValueType()) ? in getAnyExtOrTrunc()
1149 return VT.bitsGT(Op.getValueType()) ? in getSExtOrTrunc()
1155 return VT.bitsGT(Op.getValueType()) ? in getZExtOrTrunc()
4349 if (SVT.bitsGT(VT.getScalarType())) in foldCONCAT_VECTORS()
4674 assert(Operand.getValueType().bitsGT(VT) && in getNode()
4684 if (Operand.getOperand(0).getValueType().bitsGT(VT)) in getNode()
4942 if (V1->getValueType(0).bitsGT(SVT)) in FoldConstantArithmetic()
4944 if (V2->getValueType(0).bitsGT(SVT)) in FoldConstantArithmetic()
[all …]
DFastISel.cpp522 } else if (IdxVT.bitsGT(PtrVT)) { in getRegForGEPIndex()
1900 if (DstVT.bitsGT(SrcVT)) in selectOperator()
DDAGCombiner.cpp4792 if (!LoadedVT.bitsGT(ExtVT) || !ExtVT.isRound()) in isAndLoadExtLoad()
10755 if (N0.getOperand(0).getValueType().bitsGT(VT)) in visitTRUNCATE()
16951 ISD::LoadExtType ExtTy = ResultVT.bitsGT(VecEltVT) ? in scalarizeExtractedVectorLoad()
16987 if (ResultVT.bitsGT(VecEltVT)) { in scalarizeExtractedVectorLoad()
17234 if (!BCVT.isVector() || ExtVT.bitsGT(BCVT.getVectorElementType())) in visitEXTRACT_VECTOR_ELT()
20269 if (XType.bitsGT(AType)) { in foldSelectCCToShiftAnd()
20289 if (XType.bitsGT(AType)) { in foldSelectCCToShiftAnd()
DTargetLowering.cpp221 if (VT.bitsGT(LVT)) in findOptimalMemOpLowering()
3517 if (Op0.getValueType().bitsGT(VT)) in SimplifySetCC()
DLegalizeVectorTypes.cpp1440 if (EltVT.bitsGT(Elt.getValueType())) in SplitVecRes_INSERT_VECTOR_ELT()
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/include/llvm/Support/
DMachineValueType.h863 bool bitsGT(MVT VT) const { in bitsGT() function
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/
DR600ISelLowering.cpp1680 return VT.bitsGT(MVT::i32) && Align % 4 == 0; in allowsMisalignedMemoryAccesses()
1927 InVal = OpVT.bitsGT(InVal.getValueType()) ? in PerformDAGCombine()
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/
DAArch64FastISel.cpp5011 } else if (IdxVT.bitsGT(PtrVT)) in getRegForGEPIndex()
DAArch64ISelLowering.cpp5092 else if (SrcVT.bitsGT(VT)) in LowerFCOPYSIGN()
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/
DCodeGenPrepare.cpp5911 if (!LoadResultVT.bitsGT(TruncVT) || !TruncVT.isRound() || in optimizeLoadExt()
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/PowerPC/
DPPCISelLowering.cpp13769 if (Op1VT.bitsGT(mVT)) { in PerformDAGCombine()