| /third_party/mesa3d/src/intel/compiler/ |
| D | brw_fs_reg_allocate.cpp | 768 unsigned bti; in emit_unspill() local
771 bti = GFX9_BTI_BINDLESS; in emit_unspill()
774 bti = GFX8_BTI_STATELESS_NON_COHERENT; in emit_unspill()
788 brw_dp_desc(devinfo, bti, in emit_unspill()
837 unsigned bti; in emit_spill() local
840 bti = GFX9_BTI_BINDLESS; in emit_spill()
843 bti = GFX8_BTI_STATELESS_NON_COHERENT; in emit_spill()
858 brw_dp_desc(devinfo, bti, in emit_spill()
|
| D | brw_eu.h | 1432 lsc_bti_ex_desc(const struct intel_device_info *devinfo, unsigned bti) in lsc_bti_ex_desc() argument
1435 return SET_BITS(bti, 31, 24) | in lsc_bti_ex_desc()
1788 unsigned bti);
|
| D | brw_eu_emit.c | 3230 unsigned bti) in brw_set_memory_fence_message() argument
3253 assert(devinfo->ver >= 11 || bti == 0); in brw_set_memory_fence_message()
3254 brw_inst_set_binding_table_index(devinfo, insn, bti); in brw_set_memory_fence_message()
3312 unsigned bti) in brw_memory_fence() argument
3332 brw_set_memory_fence_message(p, insn, sfid, commit_enable, bti); in brw_memory_fence()
|
| D | brw_fs_nir.cpp | 4240 bool commit_enable, uint8_t bti) in emit_fence() argument
4248 brw_imm_ud(bti)); in emit_fence()
|
| /third_party/mesa3d/src/gallium/drivers/crocus/ |
| D | crocus_context.h | 867 enum crocus_surface_group group, uint32_t bti) in crocus_bti_to_group_index() argument
870 assert(bti >= bt->offsets[group]); in crocus_bti_to_group_index()
872 uint32_t c = bti - bt->offsets[group]; in crocus_bti_to_group_index()
|
| D | crocus_program.c | 759 nir_ssa_def *bti; in rewrite_src_with_bti() local
762 bti = nir_imm_intN_t(b, crocus_group_index_to_bti(bt, group, index), in rewrite_src_with_bti()
769 bti = nir_iadd_imm(b, src->ssa, bt->offsets[group]); in rewrite_src_with_bti()
771 nir_instr_rewrite_src(instr, src, nir_src_for_ssa(bti)); in rewrite_src_with_bti()
|
| /third_party/mesa3d/src/gallium/drivers/iris/ |
| D | iris_program.c | 817 enum iris_surface_group group, uint32_t bti) in iris_bti_to_group_index() argument
820 assert(bti >= bt->offsets[group]); in iris_bti_to_group_index()
822 uint32_t c = bti - bt->offsets[group]; in iris_bti_to_group_index()
841 nir_ssa_def *bti; in rewrite_src_with_bti() local
844 bti = nir_imm_intN_t(b, iris_group_index_to_bti(bt, group, index), in rewrite_src_with_bti()
851 bti = nir_iadd_imm(b, src->ssa, bt->offsets[group]); in rewrite_src_with_bti()
853 nir_instr_rewrite_src(instr, src, nir_src_for_ssa(bti)); in rewrite_src_with_bti()
|
| D | iris_context.h | 963 uint32_t bti);
|
| /third_party/node/deps/v8/src/codegen/arm64/ |
| D | macro-assembler-arm64-inl.h | 324 bti(id); in Bind()
339 bti(BranchTargetIdentifier::kBtiJump); in JumpTarget()
353 bti(BranchTargetIdentifier::kBtiCall); in CallTarget()
359 bti(BranchTargetIdentifier::kBtiJumpCall); in JumpOrCallTarget()
|
| D | assembler-arm64.h | 943 void bti(BranchTargetIdentifier id);
|
| D | assembler-arm64.cc | 1197 void Assembler::bti(BranchTargetIdentifier id) { in bti() function in v8::internal::Assembler
|
| /third_party/mesa3d/src/intel/vulkan/ |
| D | anv_nir_apply_pipeline_layout.c | 842 nir_ssa_def *bti = nir_channel(b, buffer_addr, 0); in lower_direct_buffer_instr() local
845 nir_src_for_ssa(bti)); in lower_direct_buffer_instr()
|
| /third_party/vixl/test/aarch64/ |
| D | test-disasm-aarch64.cc | 3061 TEST(bti) { in TEST() argument
3064 COMPARE(bti(EmitBTI), "bti"); in TEST()
3065 COMPARE(bti(EmitBTI_c), "bti c"); in TEST()
3066 COMPARE(bti(EmitBTI_j), "bti j"); in TEST()
3067 COMPARE(bti(EmitBTI_jc), "bti jc"); in TEST()
|
| D | test-cpu-features-aarch64.cc | 740 TEST_BTI(bti_0, bti(EmitBTI))
741 TEST_BTI(bti_1, bti(EmitBTI_c))
742 TEST_BTI(bti_2, bti(EmitBTI_j))
743 TEST_BTI(bti_3, bti(EmitBTI_jc))
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/ |
| D | AArch64.td | 344 def FeatureBranchTargetId : SubtargetFeature<"bti", "HasBTI",
|
| D | AArch64InstrInfo.td | 136 AssemblerPredicate<"FeatureBranchTargetId", "bti">;
710 def : InstAlias<"bti", (HINT 32)>, Requires<[HasBTI]>;
711 def : InstAlias<"bti $op", (HINT btihint_op:$op)>, Requires<[HasBTI]>;
|
| /third_party/vixl/src/aarch64/ |
| D | macro-assembler-aarch64.cc | 788 bti(id); in Emit()
|
| D | assembler-aarch64.h | 2219 void bti(BranchTargetIdentifier id);
|
| D | assembler-aarch64.cc | 2647 void Assembler::bti(BranchTargetIdentifier id) { in bti() function in vixl::aarch64::Assembler
|
| /third_party/elfutils/ |
| D | NEWS | 127 readelf, elflint: Handle aarch64 bti, pac bits in dynamic table and gnu
|
| /third_party/elfutils/config/ |
| D | elfutils.spec.in | 440 - readelf, elflint: Handle aarch64 bti, pac bits in dynamic table and
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/configs/common/lib/Target/AArch64/ |
| D | AArch64GenAsmWriter.inc | 22248 /* 2402 */ "bti\0"
22249 /* 2406 */ "bti $\xFF\x01\x22\0"
23135 // "bti" is an alias to "hint" only for certain values of CRm:Op2 fields.
|
| D | AArch64GenAsmWriter1.inc | 22969 /* 2402 */ "bti\0"
22970 /* 2406 */ "bti $\xFF\x01\x22\0"
23856 // "bti" is an alias to "hint" only for certain values of CRm:Op2 fields.
|
| D | AArch64GenAsmMatcher.inc | 1263 case Feature_HasBTIBit: return "bti";
12483 "brkpbs\003bsl\005bsl1n\005bsl2n\003bti\004cadd\003cas\004casa\005casab\005"
13032 { 442 /* bti */, AArch64::HINT, Convert__imm_95_32, AMFBS_HasBTI, { }, },
13033 { 442 /* bti */, AArch64::HINT, Convert__BTIHint1_0, AMFBS_HasBTI, { MCK_BTIHint }, },
20405 { 442 /* bti */, AArch64::HINT, Convert__imm_95_32, AMFBS_HasBTI, { }, },
20406 { 442 /* bti */, AArch64::HINT, Convert__BTIHint1_0, AMFBS_HasBTI, { MCK_BTIHint }, },
28187 { 442 /* bti */, 1 /* 0 */, MCK_BTIHint, AMFBS_HasBTI },
28188 { 442 /* bti */, 1 /* 0 */, MCK_BTIHint, AMFBS_HasBTI },
|
| /third_party/node/deps/v8/ |
| D | BUILD.gn | 1064 asmflags = [ "-mmark-bti-property" ]
|