Searched refs:composeSubRegIndices (Results 1 – 7 of 7) sorted by relevance
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/ |
| D | TargetRegisterInfo.cpp | 310 unsigned FinalA = composeSubRegIndices(IA.getSubReg(), SubA); in getCommonSuperRegClass()
319 unsigned FinalB = composeSubRegIndices(IB.getSubReg(), SubB); in getCommonSuperRegClass()
|
| D | RegisterCoalescer.cpp | 401 DstSub = tri.composeSubRegIndices(MI->getOperand(0).getSubReg(), in INITIALIZE_PASS_DEPENDENCY()
556 return TRI.composeSubRegIndices(SrcIdx, SrcSub) == in isCoalescable()
557 TRI.composeSubRegIndices(DstIdx, DstSub); in isCoalescable()
1289 unsigned NewDstIdx = TRI->composeSubRegIndices(CP.getSrcIdx(), in reMaterializeTrivialDef()
2439 TRI->composeSubRegIndices(SubIdx, MO.getSubReg())); in computeWriteLanes()
2874 unsigned S = TRI->composeSubRegIndices(SubIdx, MO.getSubReg()); in usesLanes()
|
| D | DetectDeadLanes.cpp | 178 SrcSubIdx = TRI.composeSubRegIndices(SubReg, SrcSubIdx); in isCrossCopy()
|
| D | TailDuplicator.cpp | 434 MO.setSubReg(TRI->composeSubRegIndices(MO.getSubReg(), in duplicateInstruction()
|
| D | MachineOperand.cpp | 79 SubIdx = TRI.composeSubRegIndices(SubIdx, getSubReg()); in substVirtReg()
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/include/llvm/CodeGen/ |
| D | TargetRegisterInfo.h | 570 unsigned composeSubRegIndices(unsigned a, unsigned b) const { in composeSubRegIndices() function
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/ |
| D | AMDGPUInstructionSelector.cpp | 213 unsigned ComposedSubIdx = TRI.composeSubRegIndices(MO.getSubReg(), SubIdx); in getSubOperand64()
|