Searched refs:esgs_ring_size (Results 1 – 12 of 12) sorted by relevance
/third_party/mesa3d/src/amd/vulkan/ |
D | radv_device.c | 3853 uint32_t esgs_ring_size, struct radeon_winsys_bo *esgs_ring_bo, in radv_fill_shader_rings() argument 3868 desc[2] = esgs_ring_size; in radv_fill_shader_rings() 3898 desc[6] = esgs_ring_size; in radv_fill_shader_rings() 4086 struct radeon_winsys_bo *esgs_ring_bo, uint32_t esgs_ring_size, in radv_emit_gs_ring_sizes() argument 4100 radeon_emit(cs, esgs_ring_size >> 8); in radv_emit_gs_ring_sizes() 4104 radeon_emit(cs, esgs_ring_size >> 8); in radv_emit_gs_ring_sizes() 4395 if (needs->esgs_ring_size > queue->ring_info.esgs_ring_size) { in radv_update_preamble_cs() 4396 result = ws->buffer_create(ws, needs->esgs_ring_size, 4096, RADEON_DOMAIN_VRAM, ring_bo_flags, in radv_update_preamble_cs() 4515 radv_fill_shader_rings(device, map, add_sample_positions, needs->esgs_ring_size, in radv_update_preamble_cs() 4531 !needs->esgs_ring_size && !needs->gsvs_ring_size && !needs->tess_rings && in radv_update_preamble_cs() [all …]
|
D | radv_shader.h | 236 uint32_t esgs_ring_size; member
|
D | radv_shader.c | 1344 ngg_stage->info.ngg_info.esgs_ring_size = nir->info.shared_size; in radv_lower_ngg() 1348 info->ngg_info.esgs_ring_size, info->gs.gsvs_vertex_size, in radv_lower_ngg() 1927 sym->size = binary->info.ngg_info.esgs_ring_size; in radv_open_rtld_binary()
|
D | radv_pipeline.c | 2465 ngg->esgs_ring_size = 1; in gfx10_get_ngg_ms_info() 2696 ngg->esgs_ring_size = MIN2(max_esverts, max_gsprims * max_verts_per_prim) * esvert_lds_size * 4; in gfx10_get_ngg_info() 2734 unsigned esgs_ring_size = in radv_pipeline_init_gs_ring_state() local 2739 esgs_ring_size = align(esgs_ring_size, alignment); in radv_pipeline_init_gs_ring_state() 2743 pipeline->esgs_ring_size = CLAMP(esgs_ring_size, min_esgs_ring_size, max_size); in radv_pipeline_init_gs_ring_state()
|
D | radv_private.h | 733 uint32_t esgs_ring_size; member 2147 unsigned esgs_ring_size; member
|
D | radv_cmd_buffer.c | 5609 if (graphics_pipeline->esgs_ring_size > cmd_buffer->esgs_ring_size_needed) in radv_CmdBindPipeline() 5610 cmd_buffer->esgs_ring_size_needed = graphics_pipeline->esgs_ring_size; in radv_CmdBindPipeline()
|
/third_party/mesa3d/src/gallium/drivers/radeonsi/ |
D | si_state_shaders.cpp | 922 out->esgs_ring_size = esgs_lds_size; in gfx9_get_gs_info() 3787 unsigned esgs_ring_size = in si_update_gs_ring_buffers() local 3792 esgs_ring_size = align(esgs_ring_size, alignment); in si_update_gs_ring_buffers() 3795 esgs_ring_size = CLAMP(esgs_ring_size, min_esgs_ring_size, max_size); in si_update_gs_ring_buffers() 3803 bool update_esgs = sctx->gfx_level <= GFX8 && esgs_ring_size && in si_update_gs_ring_buffers() 3804 (!sctx->esgs_ring || sctx->esgs_ring->width0 < esgs_ring_size); in si_update_gs_ring_buffers() 3818 esgs_ring_size, sctx->screen->info.pte_fragment_size); in si_update_gs_ring_buffers()
|
D | si_shader.h | 805 unsigned esgs_ring_size; /* in bytes */ member
|
D | si_shader.c | 850 sym->size = shader->gs_info.esgs_ring_size * 4; in si_shader_binary_open()
|
D | gfx10_shader_ngg.c | 2506 shader->gs_info.esgs_ring_size = MIN2(max_esverts, max_gsprims * max_verts_per_prim) * in gfx10_ngg_calculate_subgroup_info()
|
/third_party/mesa3d/docs/relnotes/ |
D | 20.3.0.rst | 3311 - radeonsi: use the same units for esgs_ring_size and ngg_emit_size
|
D | 20.2.0.rst | 3389 - radeonsi: use the same units for esgs_ring_size and ngg_emit_size
|