Home
last modified time | relevance | path

Searched refs:qreg (Results 1 – 25 of 30) sorted by relevance

12

/third_party/mesa3d/src/gallium/drivers/vc4/
Dvc4_qir.h91 struct qreg { struct
97 static inline struct qreg qir_reg(enum qfile file, uint32_t index) in qir_reg() argument
99 return (struct qreg){file, index}; in qir_reg()
200 struct qreg dst;
201 struct qreg src[3];
406 struct qreg *inputs;
407 struct qreg *outputs;
409 struct qreg color_reads[VC4_MAX_SAMPLES];
410 struct qreg sample_colors[VC4_MAX_SAMPLES];
418 struct qreg execute;
[all …]
Dvc4_program.c43 static struct qreg
56 struct qreg **regs, in resize_qreg_array()
65 *regs = reralloc(c, *regs, struct qreg, *size); in resize_qreg_array()
92 static struct qreg
95 struct qreg indirect_offset = ntq_get_src(c, intr->src[0], 0); in indirect_uniform_load()
115 static struct qreg
122 struct qreg offset = ntq_get_src(c, intr->src[1], 0); in vc4_ubo_load()
160 static struct qreg *
163 struct qreg *qregs = ralloc_array(c->def_ht, struct qreg, in ntq_init_ssa_def()
186 struct qreg result) in ntq_store_dest()
[all …]
Dvc4_qir.c392 qir_print_reg(struct vc4_compile *c, struct qreg reg, bool write) in qir_print_reg()
566 struct qreg
569 struct qreg reg; in qir_get_temp()
588 qir_inst(enum qop op, struct qreg dst, struct qreg src0, struct qreg src1) in qir_inst()
608 struct qreg
635 qir_reg_equals(struct qreg a, struct qreg b) in qir_reg_equals()
718 struct qreg
719 qir_follow_movs(struct vc4_compile *c, struct qreg reg) in qir_follow_movs()
764 struct qreg
797 qir_SF(struct vc4_compile *c, struct qreg src) in qir_SF()
Dvc4_opt_algebraic.c63 is_constant_value(struct vc4_compile *c, struct qreg reg, in is_constant_value()
80 is_zero(struct vc4_compile *c, struct qreg reg) in is_zero()
87 is_1f(struct vc4_compile *c, struct qreg reg) in is_1f()
94 replace_with_mov(struct vc4_compile *c, struct qinst *inst, struct qreg arg) in replace_with_mov()
Dvc4_qir_lower_uniforms.c48 add_uniform(struct hash_table *ht, struct qreg reg) in add_uniform()
62 remove_uniform(struct hash_table *ht, struct qreg reg) in remove_uniform()
148 struct qreg unif = qir_reg(QFILE_UNIF, max_index); in qir_lower_uniforms()
Dvc4_qir_emit_uniform_stream_resets.c58 struct qreg t = qir_get_temp(c); in qir_emit_uniform_stream_resets()
59 struct qreg uni_addr = in qir_emit_uniform_stream_resets()
Dvc4_qir_live_variables.c38 qir_reg_to_var(struct qreg reg) in qir_reg_to_var()
48 struct qreg src) in qir_setup_use()
Dvc4_opt_small_immediates.c67 struct qreg src = qir_follow_movs(c, inst->src[i]); in qir_opt_small_immediates()
Dvc4_opt_constant_folding.c65 struct qreg reg = inst->src[i]; in constant_fold()
Dvc4_opt_peephole_sf.c78 src_file_varies_on_reread(struct qreg reg) in src_file_varies_on_reread()
Dvc4_qir_validate.c109 struct qreg src = inst->src[i]; in qir_validate()
/third_party/mesa3d/src/broadcom/compiler/
Dv3d_compiler.h121 struct qreg { struct
126 static inline struct qreg vir_reg(enum qfile file, uint32_t index) in vir_reg() argument
128 return (struct qreg){file, index}; in vir_reg()
131 static inline struct qreg vir_magic_reg(uint32_t index) in vir_magic_reg()
133 return (struct qreg){QFILE_MAGIC, index}; in vir_magic_reg()
136 static inline struct qreg vir_nop_reg(void) in vir_nop_reg()
138 return (struct qreg){QFILE_NULL, 0}; in vir_nop_reg()
163 struct qreg dst;
164 struct qreg src[3];
599 struct qreg vp;
[all …]
Dnir_to_vir.c109 struct qreg **regs, in resize_qreg_array()
118 *regs = reralloc(c, *regs, struct qreg, *size); in resize_qreg_array()
360 struct qreg tmud = vir_reg(QFILE_MAGIC, V3D_QPU_WADDR_TMUD); in emit_tmu_general_store_writes()
376 struct qreg data = ntq_get_src(c, instr->src[0], i); in emit_tmu_general_store_writes()
416 struct qreg tmud = vir_reg(QFILE_MAGIC, V3D_QPU_WADDR_TMUD); in emit_tmu_general_atomic_writes()
418 struct qreg data = ntq_get_src(c, instr->src[1 + has_index], 0); in emit_tmu_general_atomic_writes()
449 struct qreg base_offset, in emit_tmu_general_address_write()
465 struct qreg tmua; in emit_tmu_general_address_write()
473 struct qreg offset = base_offset; in emit_tmu_general_address_write()
478 struct qreg data = ntq_get_src(c, instr->src[offset_src], 0); in emit_tmu_general_address_write()
[all …]
Dv3d40_tex.c34 vir_TMU_WRITE(struct v3d_compile *c, enum v3d_qpu_waddr waddr, struct qreg val) in vir_TMU_WRITE()
45 struct qreg val, in vir_TMU_WRITE_or_count()
88 struct qreg *s_out, in handle_tex_src()
96 struct qreg s; in handle_tex_src()
107 struct qreg src = in handle_tex_src()
114 struct qreg src = in handle_tex_src()
121 struct qreg src = in handle_tex_src()
130 struct qreg src = ntq_get_src(c, instr->src[src_idx].src, 0); in handle_tex_src()
136 struct qreg src = ntq_get_src(c, instr->src[src_idx].src, 0); in handle_tex_src()
154 struct qreg src = ntq_get_src(c, instr->src[src_idx].src, 0); in handle_tex_src()
[all …]
Dvir_register_allocate.c172 static struct qreg
175 struct qreg dest; in reconstruct_temp()
373 struct qreg thread_offset = in v3d_setup_spill_base()
379 struct qreg element_offset = vir_SHL(c, vir_EIDX(c), in v3d_setup_spill_base()
428 struct qreg *fill_dst) in v3d_emit_spill_tmua()
437 struct qreg offset = vir_uniform_ui(c, spill_offset); in v3d_emit_spill_tmua()
443 struct qreg tmua = vir_reg(QFILE_MAGIC, V3D_QPU_WADDR_TMUAU); in v3d_emit_spill_tmua()
457 struct qreg dst = vir_TMUWT(c); in v3d_emit_spill_tmua()
492 struct qreg spill_temp, in v3d_emit_tmu_spill()
583 struct qreg postponed_spill_temp = { 0 }; in v3d_spill_reg()
[all …]
Dvir_opt_dead_code.c157 struct qreg unifa_reg = vir_reg(QFILE_MAGIC, V3D_QPU_WADDR_UNIFA); in increment_unifa_address()
166 struct qreg unifa_reg = vir_reg(QFILE_MAGIC, V3D_QPU_WADDR_UNIFA); in increment_unifa_address()
167 struct qreg tmp = in increment_unifa_address()
Dvir_opt_constant_alu.c66 struct qreg unif = { }; in opt_constant_add()
93 struct qreg dst = inst->dst; in opt_constant_add()
Dvir.c332 struct qreg
335 struct qreg reg; in vir_get_temp()
360 vir_add_inst(enum v3d_qpu_add_op op, struct qreg dst, struct qreg src0, struct qreg src1) in vir_add_inst()
378 vir_mul_inst(enum v3d_qpu_mul_op op, struct qreg dst, struct qreg src0, struct qreg src1) in vir_mul_inst()
435 struct qreg
1937 struct qreg
1938 vir_follow_movs(struct v3d_compile *c, struct qreg reg) in vir_follow_movs()
2017 try_opt_ldunif(struct v3d_compile *c, uint32_t index, struct qreg *unif) in try_opt_ldunif()
2067 struct qreg
2080 struct qreg ldunif_dst; in vir_uniform()
Dv3d33_tex.c78 struct qreg coords[5]; in v3d33_vir_emit_tex()
176 struct qreg dst; in v3d33_vir_emit_tex()
Dvir_live_variables.c40 vir_reg_to_var(struct qreg reg) in vir_reg_to_var()
51 struct qreg src, struct qinst *flags_inst) in vir_setup_use()
Dvir_dump.c149 struct qreg reg) in vir_print_reg()
Dvir_to_qpu.c73 struct qreg undef = vir_nop_reg(); in vir_nop()
/third_party/vixl/test/aarch32/
Dtest-utils-aarch32.cc168 const QRegister& qreg) { in Equal128() argument
170 vec128_t result = core->GetQRegisterBits(qreg.GetCode()); in Equal128()
Dtest-utils-aarch32.h195 const QRegister& qreg);
/third_party/vixl/test/aarch64/
Dtest-utils-aarch64.h161 inline QRegisterValue qreg(unsigned code) const { return dump_.q_[code]; } in qreg() function

12