Searched refs:ra_add_reg_conflict (Results 1 – 5 of 5) sorted by relevance
/third_party/mesa3d/src/util/ |
D | register_allocate.c | 142 ra_add_reg_conflict(struct ra_regs *regs, unsigned int r1, unsigned int r2) in ra_add_reg_conflict() function 162 ra_add_reg_conflict(regs, reg, base_reg); in ra_add_transitive_reg_conflict() 166 ra_add_reg_conflict(regs, reg, *r2p); in ra_add_transitive_reg_conflict() 181 ra_add_reg_conflict(regs, reg0, base_reg); in ra_add_transitive_reg_pair_conflict() 182 ra_add_reg_conflict(regs, reg1, base_reg); in ra_add_transitive_reg_pair_conflict() 187 ra_add_reg_conflict(regs, reg0, conflict); in ra_add_transitive_reg_pair_conflict() 189 ra_add_reg_conflict(regs, reg1, conflict); in ra_add_transitive_reg_pair_conflict()
|
D | register_allocate.h | 59 void ra_add_reg_conflict(struct ra_regs *regs,
|
/third_party/mesa3d/src/util/tests/ |
D | register_allocate_test.cpp | 241 ra_add_reg_conflict(regs, low, both); in TEST_F() 242 ra_add_reg_conflict(regs, high, both); in TEST_F()
|
/third_party/mesa3d/src/gallium/drivers/etnaviv/ |
D | etnaviv_compiler_nir_ra.c | 104 ra_add_reg_conflict(regs, NUM_REG_TYPES * r + i, in etna_ra_setup()
|
/third_party/mesa3d/src/gallium/drivers/r300/compiler/ |
D | radeon_pair_regalloc.c | 506 ra_add_reg_conflict(regs, in add_register_conflicts()
|