Home
last modified time | relevance | path

Searched refs:rt_pipeline (Results 1 – 4 of 4) sorted by relevance

/third_party/mesa3d/src/intel/vulkan/
Danv_cmd_buffer.c425 struct anv_ray_tracing_pipeline *rt_pipeline = in anv_CmdBindPipeline() local
427 if (cmd_buffer->state.rt.pipeline == rt_pipeline) in anv_CmdBindPipeline()
430 cmd_buffer->state.rt.pipeline = rt_pipeline; in anv_CmdBindPipeline()
433 if (rt_pipeline->stack_size > 0) { in anv_CmdBindPipeline()
435 rt_pipeline->stack_size); in anv_CmdBindPipeline()
Danv_pipeline.c255 struct anv_ray_tracing_pipeline *rt_pipeline = in anv_DestroyPipeline() local
258 util_dynarray_foreach(&rt_pipeline->shaders, in anv_DestroyPipeline()
3235 struct anv_ray_tracing_pipeline *rt_pipeline = in anv_GetRayTracingShaderGroupHandlesKHR() local
3239 struct anv_rt_shader_group *group = &rt_pipeline->groups[firstGroup + i]; in anv_GetRayTracingShaderGroupHandlesKHR()
3271 struct anv_ray_tracing_pipeline *rt_pipeline = in anv_GetRayTracingShaderGroupStackSizeKHR() local
3274 assert(group < rt_pipeline->group_count); in anv_GetRayTracingShaderGroupStackSizeKHR()
3279 bin = rt_pipeline->groups[group].general; in anv_GetRayTracingShaderGroupStackSizeKHR()
3283 bin = rt_pipeline->groups[group].closest_hit; in anv_GetRayTracingShaderGroupStackSizeKHR()
3287 bin = rt_pipeline->groups[group].any_hit; in anv_GetRayTracingShaderGroupStackSizeKHR()
3291 bin = rt_pipeline->groups[group].intersection; in anv_GetRayTracingShaderGroupStackSizeKHR()
/third_party/mesa3d/src/amd/vulkan/
Dradv_cmd_buffer.c5546 if (cmd_buffer->state.rt_pipeline == compute_pipeline) in radv_CmdBindPipeline()
5550 cmd_buffer->state.rt_pipeline = compute_pipeline; in radv_CmdBindPipeline()
8717 struct radv_compute_pipeline *pipeline = cmd_buffer->state.rt_pipeline; in radv_trace_rays()
8845 if (cmd_buffer->state.rt_pipeline) { in radv_set_rt_stack_size()
8846 scratch_bytes_per_wave = cmd_buffer->state.rt_pipeline->base.scratch_bytes_per_wave; in radv_set_rt_stack_size()
8847 wave_size = cmd_buffer->state.rt_pipeline->base.shaders[MESA_SHADER_COMPUTE]->info.wave_size; in radv_set_rt_stack_size()
Dradv_private.h1446 struct radv_compute_pipeline *rt_pipeline; /* emitted = emitted_compute_pipeline */ member