Home
last modified time | relevance | path

Searched refs:tile_split (Results 1 – 17 of 17) sorted by relevance

/third_party/libdrm/radeon/
Dradeon_surface.c655 unsigned bpe, unsigned tile_split, in eg_surface_init_2d() argument
669 if (tileb > tile_split && tile_split) { in eg_surface_init_2d()
670 slice_pt = tileb / tile_split; in eg_surface_init_2d()
734 switch (surf->tile_split) { in eg_surface_sanity()
779 tileb = MIN2(surf->tile_split, 64 * surf->bpe * surf->nsamples); in eg_surface_sanity()
821 surf->tile_split, 0, 0); in eg_surface_init_2d_miptrees()
918 surf->tile_split = 1024; in eg_surface_best()
922 tileb = MIN2(surf->tile_split, 64 * surf->bpe * surf->nsamples); in eg_surface_best()
947 surf->tile_split = 128; in eg_surface_best()
950 surf->tile_split = 128; in eg_surface_best()
[all …]
Dradeon_surface.h133 uint32_t tile_split; member
/third_party/mesa3d/src/gallium/winsys/radeon/drm/
Dradeon_drm_bo.c844 static unsigned eg_tile_split(unsigned tile_split) in eg_tile_split() argument
846 switch (tile_split) { in eg_tile_split()
847 case 0: tile_split = 64; break; in eg_tile_split()
848 case 1: tile_split = 128; break; in eg_tile_split()
849 case 2: tile_split = 256; break; in eg_tile_split()
850 case 3: tile_split = 512; break; in eg_tile_split()
852 case 4: tile_split = 1024; break; in eg_tile_split()
853 case 5: tile_split = 2048; break; in eg_tile_split()
854 case 6: tile_split = 4096; break; in eg_tile_split()
856 return tile_split; in eg_tile_split()
[all …]
Dradeon_drm_surface.c36 tileb = MIN2(surf->u.legacy.tile_split, tileb); in cik_get_macro_tile_index()
154 surf_drm->tile_split = surf_ws->u.legacy.tile_split; in surf_winsys_to_drm()
196 surf_ws->u.legacy.tile_split = surf_drm->tile_split; in surf_drm_to_winsys()
/third_party/mesa3d/src/amd/vulkan/winsys/amdgpu/
Dradv_amdgpu_bo.c829 eg_tile_split(unsigned tile_split) in eg_tile_split() argument
831 switch (tile_split) { in eg_tile_split()
833 tile_split = 64; in eg_tile_split()
836 tile_split = 128; in eg_tile_split()
839 tile_split = 256; in eg_tile_split()
842 tile_split = 512; in eg_tile_split()
846 tile_split = 1024; in eg_tile_split()
849 tile_split = 2048; in eg_tile_split()
852 tile_split = 4096; in eg_tile_split()
855 return tile_split; in eg_tile_split()
[all …]
/third_party/mesa3d/src/amd/addrlib/src/chip/r800/
Dsi_gb_reg.h107 unsigned int tile_split : 3; member
138 unsigned int tile_split : 3; member
/third_party/mesa3d/src/gallium/drivers/r600/
Devergreen_state.c64 static unsigned eg_tile_split(unsigned tile_split) in eg_tile_split() argument
66 switch (tile_split) { in eg_tile_split()
67 case 64: tile_split = 0; break; in eg_tile_split()
68 case 128: tile_split = 1; break; in eg_tile_split()
69 case 256: tile_split = 2; break; in eg_tile_split()
70 case 512: tile_split = 3; break; in eg_tile_split()
72 case 1024: tile_split = 4; break; in eg_tile_split()
73 case 2048: tile_split = 5; break; in eg_tile_split()
74 case 4096: tile_split = 6; break; in eg_tile_split()
76 return tile_split; in eg_tile_split()
[all …]
Dradeon_video.c180 surfaces[i]->u.legacy.tile_split = surfaces[best_tiling]->u.legacy.tile_split; in rvid_join_surfaces()
Dr600_texture.c286 metadata->u.legacy.tile_split = surface->u.legacy.tile_split; in r600_texture_init_metadata()
302 surf->u.legacy.tile_split = metadata->u.legacy.tile_split; in r600_surface_import_metadata()
612 fmask.u.legacy.tile_split = rtex->surface.u.legacy.tile_split; in r600_texture_get_fmask_info()
838 rtex->surface.u.legacy.tile_split, rtex->surface.u.legacy.pipe_config, in r600_print_texture_info()
/third_party/mesa3d/src/amd/common/
Dac_surface.c858 tileb = MIN2(surf->u.legacy.tile_split, tileb); in cik_get_macro_tile_index()
917 surf->u.legacy.tile_split = csio->pTileInfo->tileSplitBytes; in gfx6_surface_settings()
1172 surf->u.legacy.bankh && surf->u.legacy.mtilea && surf->u.legacy.tile_split) { in gfx6_compute_surface()
1179 AddrTileInfoIn.tileSplitBytes = surf->u.legacy.tile_split; in gfx6_compute_surface()
2565 static unsigned eg_tile_split(unsigned tile_split) in eg_tile_split() argument
2567 switch (tile_split) { in eg_tile_split()
2569 tile_split = 64; in eg_tile_split()
2572 tile_split = 128; in eg_tile_split()
2575 tile_split = 256; in eg_tile_split()
2578 tile_split = 512; in eg_tile_split()
[all …]
Dac_surface.h117 unsigned tile_split : 13; /* max 4K */ member
/third_party/mesa3d/src/gallium/drivers/radeonsi/
Dsi_sdma_copy_image.c65 ((util_logbase2(tex->surface.u.legacy.tile_split >> 6)) << 11) | in encode_legacy_tile_info()
383 tiled->surface.u.legacy.tile_split <= 4096 && pitch_tile_max < (1 << 11) && in cik_sdma_copy_texture()
/third_party/mesa3d/src/amd/vulkan/
Dradv_radeon_winsys.h147 unsigned tile_split; member
Dradv_image.c437 surface->u.legacy.tile_split = md->u.legacy.tile_split; in radv_patch_surface_from_metadata()
1398 metadata->u.legacy.tile_split = surface->u.legacy.tile_split; in radv_init_metadata()
/third_party/mesa3d/src/gallium/include/winsys/
Dradeon_winsys.h225 unsigned tile_split; member
/third_party/mesa3d/src/amd/addrlib/src/r800/
Dciaddrlib.cpp1600 pCfg->info.tileSplitBytes = 64 << gbTileMode.f.tile_split; in ReadGbTileMode()
Dsiaddrlib.cpp3085 pCfg->info.tileSplitBytes = 64 << gbTileMode.f.tile_split; in ReadGbTileMode()