Home
last modified time | relevance | path

Searched refs:update_exec_mask (Results 1 – 12 of 12) sorted by relevance

/third_party/mesa3d/src/gallium/drivers/r600/sb/
Dsb_bc_builder.cpp435 .UPDATE_EXEC_MASK(bc.update_exec_mask) in build_alu()
450 .UPDATE_EXEC_MASK(bc.update_exec_mask) in build_alu()
464 .UPDATE_EXEC_MASK(bc.update_exec_mask) in build_alu()
479 .UPDATE_EXEC_MASK(bc.update_exec_mask) in build_alu()
Dsb_bc.h528 unsigned update_exec_mask:1; member
557 update_exec_mask = 0; in clear()
Dsb_bc_decoder.cpp376 bc.update_exec_mask = w1.get_UPDATE_EXEC_MASK(); in decode_alu()
395 bc.update_exec_mask = w1.get_UPDATE_EXEC_MASK(); in decode_alu()
Dsb_bc_dump.cpp380 s << (n.bc.update_exec_mask ? "M" : " "); in dump()
Dsb_bc_finalize.cpp341 n->bc.update_exec_mask = (n->dst[2] != NULL); in finalize_alu_group()
Dsb_bc_parser.cpp432 if (n->bc.update_exec_mask) in prepare_alu_group()
Dsb_expr.cpp1322 a->bc.update_exec_mask = 0; in convert_predset_to_set()
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/
DR600InstrFormats.td134 bits<1> update_exec_mask;
141 let Word1{2} = update_exec_mask;
DR600ExpandSpecialInstrs.cpp127 TII->setImmOperand(*PredSet, R600::OpName::update_exec_mask, 1); in runOnMachineFunction()
DR600InstrInfo.cpp1292 OPERAND_CASE(R600::OpName::update_exec_mask) in getSlotedOps()
1333 R600::OpName::update_exec_mask, in buildSlotOfVectorInstruction()
DR600Instructions.td123 let update_exec_mask = 0;
147 (ins UEM:$update_exec_mask, UP:$update_pred, WRITE:$write,
154 "$clamp $last $update_exec_mask$update_pred$dst$write$dst_rel$omod, "
DEvergreenInstructions.td491 let update_exec_mask = 0;