| /third_party/mesa3d/src/intel/isl/ |
| D | isl_storage_image.c | 111 devinfo->verx10 >= 75 ? in isl_lower_storage_image_format()
128 devinfo->verx10 >= 75 ? in isl_lower_storage_image_format()
135 devinfo->verx10 >= 75 ? in isl_lower_storage_image_format()
141 devinfo->verx10 >= 75 ? in isl_lower_storage_image_format()
165 devinfo->verx10 >= 75 ? in isl_lower_storage_image_format()
172 devinfo->verx10 >= 75 ? in isl_lower_storage_image_format()
178 devinfo->verx10 >= 75 ? in isl_lower_storage_image_format()
184 devinfo->verx10 >= 75 ? in isl_lower_storage_image_format()
207 } else if (devinfo->verx10 >= 75) { in isl_has_matching_typed_storage_image_format()
|
| D | isl_drm.c | 180 if (devinfo->verx10 >= 125) in isl_drm_modifier_get_score()
186 if (devinfo->verx10 < 125) in isl_drm_modifier_get_score()
|
| D | isl_format.c | 706 return devinfo->verx10 >= format_info[format].render_target; in isl_format_supports_rendering()
716 return devinfo->verx10 >= format_info[format].alpha_blend; in isl_format_supports_alpha_blending()
746 } else if (devinfo->verx10 >= 125) { in isl_format_supports_sampling()
759 return devinfo->verx10 >= format_info[format].sampling; in isl_format_supports_sampling()
774 return devinfo->verx10 >= format_info[format].filtering; in isl_format_supports_filtering()
790 return devinfo->verx10 >= format_info[format].input_vb; in isl_format_supports_vertex_fetch()
803 return devinfo->verx10 >= format_info[format].typed_write; in isl_format_supports_typed_writes()
816 return devinfo->verx10 >= format_info[format].typed_atomics; in isl_format_supports_typed_atomics()
836 return devinfo->verx10 >= format_info[format].typed_read; in isl_format_supports_typed_reads()
895 return devinfo->verx10 >= format_info[format].ccs_e; in isl_format_supports_ccs_e()
|
| /third_party/mesa3d/src/intel/dev/ |
| D | intel_device_info_override_test.c | 49 int verx10 = atoi(argv[1]); in main() local
71 fprintf(stderr, "%u\n", devinfo.verx10); in main()
72 assert(devinfo.verx10 == verx10); in main()
|
| D | intel_device_info.c | 127 .verx10 = 45,
331 .verx10 = 75, \
1063 .verx10 = 125, \
1142 assert(devinfo->slice_masks == 1 || devinfo->verx10 >= 125); in update_pixel_pipes()
1173 if (devinfo->verx10 >= 125) { in update_l3_banks()
1216 assert(devinfo->verx10 >= 125); in update_from_single_slice_topology()
1447 devinfo->verx10 >= 125 ? devinfo->max_cs_threads : in update_cs_workgroup_threads()
1522 if (devinfo->verx10 == 0) in intel_get_device_info_from_pci_id()
1523 devinfo->verx10 = devinfo->ver * 10; in intel_get_device_info_from_pci_id()
1575 if (devinfo->verx10 >= 125) { in query_topology()
[all …]
|
| D | intel_device_info_test.h | 11 assert((devinfo->verx10 / 10) == devinfo->ver); in verify_device_info()
|
| /third_party/mesa3d/src/intel/compiler/ |
| D | brw_ir_performance.cpp | 373 } else if (devinfo->verx10 >= 75) { in instruction_desc()
398 } else if (devinfo->verx10 >= 75) { in instruction_desc()
428 else if (devinfo->verx10 >= 75) in instruction_desc()
448 } else if (devinfo->verx10 >= 75) { in instruction_desc()
478 else if (devinfo->verx10 >= 75) in instruction_desc()
494 else if (devinfo->verx10 >= 75) in instruction_desc()
530 else if (devinfo->verx10 >= 75) in instruction_desc()
541 else if (devinfo->verx10 >= 75) in instruction_desc()
609 else if (devinfo->verx10 >= 75) in instruction_desc()
620 else if (devinfo->verx10 >= 75) in instruction_desc()
[all …]
|
| D | test_eu_compact.cpp | 33 unsigned verx10; member
42 ss << params.verx10 << "_"; in get_compact_params_name()
213 devinfo->verx10 = params.verx10; in SetUp()
214 devinfo->ver = devinfo->verx10 / 10; in SetUp()
|
| D | brw_eu.h | 421 else if (devinfo->verx10 >= 45) in brw_sampler_desc()
448 else if (devinfo->verx10 >= 45) in brw_sampler_desc_msg_type()
471 assert(devinfo->verx10 == 40 || devinfo->ver >= 8); in brw_sampler_desc_return_format()
546 else if (devinfo->verx10 >= 45) in brw_dp_read_desc()
564 else if (devinfo->verx10 >= 45) in brw_dp_read_desc_msg_type()
576 else if (devinfo->verx10 >= 45) in brw_dp_read_desc_msg_control()
659 if (devinfo->verx10 >= 75) { in brw_dp_untyped_atomic_desc()
721 if (devinfo->verx10 >= 75) { in brw_dp_untyped_surface_rw_desc()
728 if (devinfo->verx10 >= 75) { in brw_dp_untyped_surface_rw_desc()
736 if (write && devinfo->verx10 == 70 && exec_size == 0) in brw_dp_untyped_surface_rw_desc()
[all …]
|
| D | brw_reg_type.c | 329 if (devinfo->verx10 >= 125) { in brw_reg_type_to_hw_type()
372 if (devinfo->verx10 >= 125) { in brw_hw_type_to_reg_type()
437 if (devinfo->verx10 >= 125) { in brw_reg_type_to_a1_hw_3src_type()
487 (devinfo->verx10 >= 125 ? gfx125_hw_3src_type : in brw_a1_hw_3src_type_to_reg_type()
|
| D | brw_eu_validate.c | 854 if (devinfo->verx10 == 70 && in general_restrictions_based_on_operand_types()
993 if (devinfo->verx10 >= 45 && dst_type_is_byte) { in general_restrictions_based_on_operand_types()
1041 if (devinfo->verx10 >= 75) { in general_restrictions_on_region_parameters()
1056 if (devinfo->verx10 >= 75) { in general_restrictions_on_region_parameters()
1100 if (devinfo->verx10 == 70 && in general_restrictions_on_region_parameters()
1545 if (devinfo->verx10 == 70 && in region_alignment_rules()
1995 if (devinfo->verx10 >= 125 && in special_requirements_for_handling_double_precision_data_types()
2021 if (devinfo->verx10 >= 125 && in special_requirements_for_handling_double_precision_data_types()
2264 ERROR_IF(devinfo->verx10 < 75, in send_descriptor_restrictions()
2279 ERROR_IF(devinfo->verx10 < 125, in send_descriptor_restrictions()
|
| D | brw_vec4_surface_builder.cpp | 166 const bool has_simd4x2 = bld.shader->devinfo->verx10 == 75; in emit_untyped_write()
187 const bool has_simd4x2 = bld.shader->devinfo->verx10 == 75; in emit_untyped_atomic()
|
| D | brw_fs_lower_regioning.cpp | 148 if ((!has_64bit || devinfo->verx10 == 70 || in required_exec_type()
187 if (((devinfo->verx10 == 70 || in required_exec_type()
190 devinfo->verx10 >= 125) && type_sz(inst->src[0].type) > 4) || in required_exec_type()
191 (devinfo->verx10 >= 125 && in required_exec_type()
|
| D | brw_gfx_ver_enum.h | 53 switch (devinfo->verx10) { in gfx_ver_from_devinfo()
|
| D | brw_fs_generator.cpp | 108 if (devinfo->verx10 == 70) { in brw_reg_from_fs_reg()
175 if (devinfo->verx10 == 70 && in brw_reg_from_fs_reg()
401 if (devinfo->verx10 <= 70) { in generate_fb_write()
553 ((devinfo->verx10 == 70) || in generate_mov_indirect()
555 !devinfo->has_64bit_float || devinfo->verx10 >= 125)) { in generate_mov_indirect()
610 assert((devinfo->verx10 >= 75 && devinfo->has_64bit_float) || in generate_shuffle()
803 if (devinfo->verx10 >= 125) in generate_cs_terminate()
1904 if (devinfo->verx10 == 70 && in generate_code()
1961 assert(devinfo->verx10 >= 125); in generate_code()
2018 if (inst->exec_size >= 16 && devinfo->verx10 == 70 && in generate_code()
[all …]
|
| D | brw_nir_lower_storage_image.c | 302 if (devinfo->verx10 == 70 && in convert_color_for_load()
415 if (devinfo->verx10 == 70) { in lower_image_load_instr()
566 if (devinfo->verx10 == 70) { in lower_image_store_instr()
605 if (devinfo->verx10 >= 75) in lower_image_atomic_instr()
|
| D | brw_nir.c | 842 .lower_txd_3d = devinfo->verx10 >= 125, /* Wa_1209978020 */ in brw_preprocess_nir()
843 .lower_txd_array = devinfo->verx10 >= 125, /* Wa_1209978020 */ in brw_preprocess_nir()
850 devinfo->verx10 >= 125 ? lower_xehp_tg4_offset_filter : NULL, in brw_preprocess_nir()
1159 if (devinfo->verx10 >= 125) { in brw_postprocess_nir()
1347 tex_options.lower_txd_shadow = devinfo->verx10 <= 70; in brw_nir_apply_sampler_key()
|
| D | brw_shader.h | 171 if (is_scalar && devinfo->verx10 <= 70) in brw_nir_no_indirect_mask()
|
| D | brw_lower_logical_sends.cpp | 201 } else if ((devinfo->verx10 <= 70 && in lower_fb_write_logical_send()
673 if (devinfo->verx10 <= 70) in is_high_sampler()
701 assert(!shadow_compare || devinfo->verx10 >= 75); in sampler_msg_type()
1006 if (devinfo->verx10 >= 125 && op == SHADER_OPCODE_TXF_CMS_W) in lower_sampler_logical_send_gfx7()
1053 if (op == SHADER_OPCODE_TXD && devinfo->verx10 >= 125) { in lower_sampler_logical_send_gfx7()
1211 if (devinfo->verx10 < 125 || in get_sampler_msg_payload_type_bit_size()
1221 if (devinfo->verx10 < 125) in get_sampler_msg_payload_type_bit_size()
1494 sfid = (devinfo->verx10 >= 75 ? in lower_surface_logical_send()
1505 sfid = (devinfo->verx10 >= 75 ? in lower_surface_logical_send()
2338 inst->sfid = (devinfo->verx10 >= 75 ? in lower_varying_pull_constant_logical_send()
|
| D | test_vec4_dead_code_eliminate.cpp | 103 devinfo->verx10 = devinfo->ver * 10; in SetUp()
|
| /third_party/mesa3d/src/gallium/drivers/crocus/ |
| D | crocus_screen.c | 61 switch ((devinfo)->verx10) { \
232 return devinfo->verx10 >= 75; in crocus_get_param()
250 return devinfo->verx10 >= 45 ? BRW_MAX_DRAW_BUFFERS : 0; in crocus_get_param()
253 return devinfo->verx10 >= 45 ? 1 : 0; in crocus_get_param()
278 if (devinfo->verx10 >= 75) in crocus_get_param()
287 if (devinfo->verx10 < 45) in crocus_get_param()
510 return (devinfo->verx10 >= 75) ? CROCUS_MAX_TEXTURE_SAMPLERS : 16; in crocus_get_shader_param()
|
| D | crocus_draw.c | 85 if (devinfo->verx10 >= 75) in can_cut_index_handle_prim()
191 if (screen->devinfo.verx10 >= 75) in crocus_update_draw_info()
279 if (devinfo->verx10 >= 75 && indirect.indirect_draw_count && in crocus_indirect_draw_vbo()
304 if (devinfo->verx10 >= 75 && indirect.indirect_draw_count && in crocus_indirect_draw_vbo()
384 if (screen->devinfo.verx10 < 75 && in crocus_draw_vbo()
|
| /third_party/mesa3d/src/intel/vulkan/ |
| D | anv_nir_compute_push_layout.c | 87 pdevice->info.verx10 >= 75 && in anv_nir_compute_push_layout()
105 if (nir->info.stage == MESA_SHADER_COMPUTE && devinfo->verx10 < 125) { in anv_nir_compute_push_layout()
|
| D | anv_blorp.c | 98 switch (device->info.verx10) { in anv_device_init_blorp()
1858 (devinfo->verx10 == 120 ? in anv_image_mcs_op()
1860 (devinfo->verx10 == 125 ? in anv_image_mcs_op()
1885 (devinfo->verx10 == 120 ? in anv_image_mcs_op()
1955 (devinfo->verx10 == 120 ? in anv_image_ccs_op()
1957 (devinfo->verx10 == 125 ? in anv_image_ccs_op()
1973 const bool enable_rhwo_opt = cmd_buffer->device->info.verx10 == 120; in anv_image_ccs_op()
1997 (devinfo->verx10 == 120 ? in anv_image_ccs_op()
|
| /third_party/mesa3d/src/gallium/drivers/iris/ |
| D | iris_clear.c | 261 (devinfo->verx10 == 120 ? in fast_clear_color()
263 (devinfo->verx10 == 125 ? in fast_clear_color()
292 (devinfo->verx10 == 120 ? in fast_clear_color()
|