Home
last modified time | relevance | path

Searched refs:clr_ofs (Results 1 – 25 of 72) sorted by relevance

123

/kernel/linux/linux-5.10/drivers/clk/mediatek/
Dclk-mt8183-ipu_conn.c16 .clr_ofs = 0x8,
22 .clr_ofs = 0x10,
28 .clr_ofs = 0x18,
34 .clr_ofs = 0x1c,
40 .clr_ofs = 0x20,
Dclk-mt2701-aud.c56 .clr_ofs = 0x0,
62 .clr_ofs = 0x10,
68 .clr_ofs = 0x14,
74 .clr_ofs = 0x634,
Dclk-gate.c53 regmap_write(cg->regmap, cg->clr_ofs, BIT(cg->bit)); in mtk_cg_clr_bit()
149 int clr_ofs, in mtk_clk_register_gate() argument
172 cg->clr_ofs = clr_ofs; in mtk_clk_register_gate()
Dclk-mt7622-aud.c57 .clr_ofs = 0x0,
63 .clr_ofs = 0x10,
69 .clr_ofs = 0x14,
75 .clr_ofs = 0x634,
Dclk-mt8167-vdec.c22 .clr_ofs = 0x4,
28 .clr_ofs = 0xc,
Dclk-mt8183-vdec.c16 .clr_ofs = 0x4,
22 .clr_ofs = 0xc,
Dclk-mt6779-vdec.c17 .clr_ofs = 0x0004,
23 .clr_ofs = 0x000c,
Dclk-gate.h19 int clr_ofs; member
39 int clr_ofs,
Dclk-mt2712-mm.c17 .clr_ofs = 0x108,
23 .clr_ofs = 0x118,
29 .clr_ofs = 0x228,
Dclk-mt2712-vdec.c17 .clr_ofs = 0x4,
23 .clr_ofs = 0xc,
Dclk-mt2701-vdec.c17 .clr_ofs = 0x0004,
23 .clr_ofs = 0x000c,
Dclk-mt6797-vdec.c17 .clr_ofs = 0x0004,
23 .clr_ofs = 0x000c,
Dclk-mt6765-audio.c17 .clr_ofs = 0x0,
23 .clr_ofs = 0x4,
Dclk-mt8183-audio.c17 .clr_ofs = 0x0,
23 .clr_ofs = 0x4,
Dclk-mt7622.c296 .clr_ofs = 0x8,
302 .clr_ofs = 0x44,
308 .clr_ofs = 0x120,
314 .clr_ofs = 0x128,
320 .clr_ofs = 0x10,
326 .clr_ofs = 0x14,
Dclk-mt6779-aud.c20 .clr_ofs = 0x0,
26 .clr_ofs = 0x4,
Dclk-mt6765.c469 .clr_ofs = 0x0,
475 .clr_ofs = 0x104,
481 .clr_ofs = 0x320,
539 .clr_ofs = 0x84,
545 .clr_ofs = 0x8c,
551 .clr_ofs = 0xa8,
557 .clr_ofs = 0xc4,
672 .clr_ofs = 0x14,
Dclk-mt2701-mm.c17 .clr_ofs = 0x0108,
23 .clr_ofs = 0x0118,
Dclk-mt8183-mm.c16 .clr_ofs = 0x108,
22 .clr_ofs = 0x118,
Dclk-mux.h27 u32 clr_ofs; member
52 .clr_ofs = _mux_clr_ofs, \
Dclk-mt6797-mm.c16 .clr_ofs = 0x0108,
22 .clr_ofs = 0x0118,
Dclk-mt6779-mm.c16 .clr_ofs = 0x0108,
22 .clr_ofs = 0x0118,
Dclk-mt7629-eth.c30 .clr_ofs = 0x30,
44 .clr_ofs = 0xE4,
Dclk-mt8167-mm.c22 .clr_ofs = 0x108,
28 .clr_ofs = 0x118,
Dclk-mt7622-eth.c30 .clr_ofs = 0x30,
44 .clr_ofs = 0xE4,

123