Home
last modified time | relevance | path

Searched +full:band +full:- +full:select +full:- +full:clock +full:- +full:mode +full:- +full:high +full:- +full:enable (Results 1 – 25 of 116) sorted by relevance

12345

/kernel/linux/linux-5.10/Documentation/devicetree/bindings/iio/frequency/
Dadf4350.txt4 - compatible: Should be one of
7 - reg: SPI chip select numbert for the device
8 - spi-max-frequency: Max SPI frequency to use (< 20000000)
9 - clocks: From common clock binding. Clock is phandle to clock for
10 ADF435x Reference Clock (CLKIN).
13 - gpios: GPIO Lock detect - If set with a valid phandle and GPIO number,
15 - adi,channel-spacing: Channel spacing in Hz (influences MODULUS).
16 - adi,power-up-frequency: If set in Hz the PLL tunes to
18 - adi,reference-div-factor: If set the driver skips dynamic calculation
20 - adi,reference-doubler-enable: Enables reference doubler.
[all …]
/kernel/linux/linux-6.6/Documentation/devicetree/bindings/iio/frequency/
Dadi,adf4350.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Michael Hennerich <michael.hennerich@analog.com>
15 - adi,adf4350
16 - adi,adf4351
21 spi-max-frequency:
26 description: Clock to provide CLKIN reference clock signal.
28 clock-names:
35 adi,channel-spacing:
[all …]
/kernel/linux/linux-5.10/sound/soc/codecs/
Dmax98090.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * max98090.c -- MAX98090 ALSA SoC Audio driver
5 * Copyright 2011-2012 Maxim Integrated Products
30 { 0x04, 0x00 }, /* 04 System Clock Quick */
47 { 0x14, 0x00 }, /* 14 Digital Mic Mode */
54 { 0x1B, 0x00 }, /* 1B System Clock */
55 { 0x1C, 0x00 }, /* 1C Clock Mode */
56 { 0x1D, 0x00 }, /* 1D Any Clock 1 */
57 { 0x1E, 0x00 }, /* 1E Any Clock 2 */
58 { 0x1F, 0x00 }, /* 1F Any Clock 3 */
[all …]
/kernel/linux/linux-6.6/sound/soc/codecs/
Dmax98090.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * max98090.c -- MAX98090 ALSA SoC Audio driver
5 * Copyright 2011-2012 Maxim Integrated Products
29 { 0x04, 0x00 }, /* 04 System Clock Quick */
46 { 0x14, 0x00 }, /* 14 Digital Mic Mode */
53 { 0x1B, 0x00 }, /* 1B System Clock */
54 { 0x1C, 0x00 }, /* 1C Clock Mode */
55 { 0x1D, 0x00 }, /* 1D Any Clock 1 */
56 { 0x1E, 0x00 }, /* 1E Any Clock 2 */
57 { 0x1F, 0x00 }, /* 1F Any Clock 3 */
[all …]
/kernel/linux/linux-6.6/sound/pci/hda/
DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
2 menu "HD-Audio"
6 select SND_PCM
7 select SND_VMASTER
8 select SND_JACK
9 select SND_HDA_CORE
17 select SND_HDA
18 select SND_INTEL_DSP_CONFIG
20 Say Y here to include support for Intel "High Definition
23 This option enables the HD-audio controller. Don't forget
[all …]
/kernel/linux/linux-6.6/drivers/net/wireless/broadcom/b43/
Db43.h1 /* SPDX-License-Identifier: GPL-2.0 */
61 /* 32-bit DMA */
68 /* 64-bit DMA */
175 #define B43_BFL_XTAL_NOSLOW 0x0020 /* no slow clock available */
176 #define B43_BFL_CCKHIPWR 0x0040 /* can do high power CCK transmission */
179 #define B43_BFL_AFTERBURNER 0x0200 /* supports Afterburner mode */
183 #define B43_BFL_HGPA 0x2000 /* had high gain PA */
199 #define B43_BFH_EXTLNA_5GHZ 0x1000 /* has an external LNA (5GHz mode) */
203 #define B43_BFL2_APLL_WAR 0x0002 /* alternative A-band PLL settings implemented */
206 #define B43_BFL2_5G_PWRGAIN 0x0010 /* supports 5G band power gain */
[all …]
Dphy_n.h1 /* SPDX-License-Identifier: GPL-2.0 */
9 /* N-PHY registers. */
16 #define B43_NPHY_BANDCTL B43_PHY_N(0x009) /* Band control */
17 #define B43_NPHY_BANDCTL_5GHZ 0x0001 /* Use the 5GHz band */
18 #define B43_NPHY_4WI_ADDR B43_PHY_N(0x00B) /* Four-wire bus address */
19 #define B43_NPHY_4WI_DATAHI B43_PHY_N(0x00C) /* Four-wire bus data high */
20 #define B43_NPHY_4WI_DATALO B43_PHY_N(0x00D) /* Four-wire bus data low */
21 #define B43_NPHY_BIST_STAT0 B43_PHY_N(0x00E) /* Built-in self test status 0 */
22 #define B43_NPHY_BIST_STAT1 B43_PHY_N(0x00F) /* Built-in self test status 1 */
60 #define B43_NPHY_C1_CLIP1_HIGAIN B43_PHY_N(0x021) /* Core 1 clip1 high gain code */
[all …]
/kernel/linux/linux-5.10/drivers/net/wireless/broadcom/b43/
Db43.h1 /* SPDX-License-Identifier: GPL-2.0 */
61 /* 32-bit DMA */
68 /* 64-bit DMA */
175 #define B43_BFL_XTAL_NOSLOW 0x0020 /* no slow clock available */
176 #define B43_BFL_CCKHIPWR 0x0040 /* can do high power CCK transmission */
179 #define B43_BFL_AFTERBURNER 0x0200 /* supports Afterburner mode */
183 #define B43_BFL_HGPA 0x2000 /* had high gain PA */
199 #define B43_BFH_EXTLNA_5GHZ 0x1000 /* has an external LNA (5GHz mode) */
203 #define B43_BFL2_APLL_WAR 0x0002 /* alternative A-band PLL settings implemented */
206 #define B43_BFL2_5G_PWRGAIN 0x0010 /* supports 5G band power gain */
[all …]
Dphy_n.h1 /* SPDX-License-Identifier: GPL-2.0 */
9 /* N-PHY registers. */
16 #define B43_NPHY_BANDCTL B43_PHY_N(0x009) /* Band control */
17 #define B43_NPHY_BANDCTL_5GHZ 0x0001 /* Use the 5GHz band */
18 #define B43_NPHY_4WI_ADDR B43_PHY_N(0x00B) /* Four-wire bus address */
19 #define B43_NPHY_4WI_DATAHI B43_PHY_N(0x00C) /* Four-wire bus data high */
20 #define B43_NPHY_4WI_DATALO B43_PHY_N(0x00D) /* Four-wire bus data low */
21 #define B43_NPHY_BIST_STAT0 B43_PHY_N(0x00E) /* Built-in self test status 0 */
22 #define B43_NPHY_BIST_STAT1 B43_PHY_N(0x00F) /* Built-in self test status 1 */
60 #define B43_NPHY_C1_CLIP1_HIGAIN B43_PHY_N(0x021) /* Core 1 clip1 high gain code */
[all …]
/kernel/linux/linux-6.6/drivers/media/dvb-frontends/
Dcx24123.c1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * Conexant cx24123/cx24109 - DVB QPSK Satellite demod/tuner driver
7 * Support for KWorld DVB-S 100 by Vadim Catana <skystar@moldova.cc>
9 * Support for CX24123/CX24113-NIM by Patrick Boettcher <pb@linuxtv.org>
25 MODULE_PARM_DESC(force_band, "Force a specific band select "\
26 "(1-9, default:off).");
111 /* band 1 */
119 /* band 2 */
127 /* band 3 */
135 /* band 4 */
[all …]
/kernel/linux/linux-5.10/drivers/media/dvb-frontends/
Dcx24123.c1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * Conexant cx24123/cx24109 - DVB QPSK Satellite demod/tuner driver
7 * Support for KWorld DVB-S 100 by Vadim Catana <skystar@moldova.cc>
9 * Support for CX24123/CX24113-NIM by Patrick Boettcher <pb@linuxtv.org>
25 MODULE_PARM_DESC(force_band, "Force a specific band select "\
26 "(1-9, default:off).");
111 /* band 1 */
119 /* band 2 */
127 /* band 3 */
135 /* band 4 */
[all …]
/kernel/linux/linux-6.6/include/linux/mtd/
Drawnand.h1 /* SPDX-License-Identifier: GPL-2.0-only */
3 * Copyright © 2000-2010 David Woodhouse <dwmw2@infradead.org>
38 /* Select the chip by setting nCE to low */
40 /* Select the command latch by setting CLE to high */
42 /* Select the address latch by setting ALE to high */
75 #define NAND_CMD_NONE -1
84 #define NAND_DATA_IFACE_CHECK_ONLY -1
93 /* Enable Hardware ECC before syndrome is read back from flash */
97 * Enable generic NAND 'page erased' check. This check is only done when
98 * ecc.correct() returns -EBADMSG.
[all …]
/kernel/linux/linux-5.10/include/linux/mtd/
Drawnand.h1 /* SPDX-License-Identifier: GPL-2.0-only */
3 * Copyright © 2000-2010 David Woodhouse <dwmw2@infradead.org>
38 /* Select the chip by setting nCE to low */
40 /* Select the command latch by setting CLE to high */
42 /* Select the address latch by setting ALE to high */
73 #define NAND_CMD_NONE -1
82 #define NAND_DATA_IFACE_CHECK_ONLY -1
91 /* Enable Hardware ECC before syndrome is read back from flash */
95 * Enable generic NAND 'page erased' check. This check is only done when
96 * ecc.correct() returns -EBADMSG.
[all …]
/kernel/linux/linux-6.6/drivers/net/ethernet/sun/
Dsungem.h1 /* SPDX-License-Identifier: GPL-2.0 */
39 * This auto-clearing does not occur when the alias at GREG_STAT2
69 * signalled to the cpu. GREG_IACK can be used to clear specific top-level
111 #define TXDMA_DBHI 0x200CUL /* TX Desc. Base High */
119 #define TXDMA_DPHI 0x2034UL /* TX Data Pointer High */
130 * This 13-bit register is programmed by the driver to hold the descriptor
136 * This 13-bit register is updated by GEM to hold to descriptor entry index
148 #define TXDMA_CFG_ENABLE 0x00000001 /* Enable TX DMA channel */
159 #define TXDMA_CFG_PIOSEL 0x00000020 /* Enable TX FIFO PIO from cpu */
163 /* TX Descriptor Base Low/High.
[all …]
/kernel/linux/linux-5.10/drivers/net/ethernet/sun/
Dsungem.h1 /* SPDX-License-Identifier: GPL-2.0 */
39 * This auto-clearing does not occur when the alias at GREG_STAT2
69 * signalled to the cpu. GREG_IACK can be used to clear specific top-level
111 #define TXDMA_DBHI 0x200CUL /* TX Desc. Base High */
119 #define TXDMA_DPHI 0x2034UL /* TX Data Pointer High */
130 * This 13-bit register is programmed by the driver to hold the descriptor
136 * This 13-bit register is updated by GEM to hold to descriptor entry index
148 #define TXDMA_CFG_ENABLE 0x00000001 /* Enable TX DMA channel */
159 #define TXDMA_CFG_PIOSEL 0x00000020 /* Enable TX FIFO PIO from cpu */
163 /* TX Descriptor Base Low/High.
[all …]
/kernel/linux/linux-6.6/drivers/net/ethernet/microchip/sparx5/
Dsparx5_port.c1 // SPDX-License-Identifier: GPL-2.0+
31 status->an_complete = true; in decode_sgmii_word()
33 status->link = false; in decode_sgmii_word()
39 status->speed = SPEED_10; in decode_sgmii_word()
42 status->speed = SPEED_100; in decode_sgmii_word()
45 status->speed = SPEED_1000; in decode_sgmii_word()
48 status->link = false; in decode_sgmii_word()
52 status->duplex = DUPLEX_FULL; in decode_sgmii_word()
54 status->duplex = DUPLEX_HALF; in decode_sgmii_word()
59 status->link = !(lp_abil & ADVERTISE_RFAULT) && status->link; in decode_cl37_word()
[all …]
/kernel/linux/linux-5.10/drivers/media/usb/stkwebcam/
Dstk-sensor.c1 // SPDX-License-Identifier: GPL-2.0-or-later
2 /* stk-sensor.c: Driver for ov96xx sensor (used in some Syntek webcams)
4 * Copyright 2007-2008 Jaime Velasco Juan <jsagarribay@gmail.com>
11 * Copyright 2006-7 Jonathan Corbet <corbet@lwn.net>
18 * SCCB(i2c)-USB bridge which let us program the sensor.
21 * - read register #R:
27 * - write value V to register #R
38 #include "stk-webcam.h"
77 #define COM1_CCIR656 0x40 /* CCIR656 enable */
87 #define COM2_SSLEEP 0x10 /* Soft sleep mode */
[all …]
/kernel/linux/linux-6.6/Documentation/admin-guide/media/
Dvivid.rst1 .. SPDX-License-Identifier: GPL-2.0
13 Each input can be a webcam, TV capture device, S-Video capture device or an HDMI
14 capture device. Each output can be an S-Video output device or an HDMI output
23 - Support for read()/write(), MMAP, USERPTR and DMABUF streaming I/O.
24 - A large list of test patterns and variations thereof
25 - Working brightness, contrast, saturation and hue controls
26 - Support for the alpha color component
27 - Full colorspace support, including limited/full RGB range
28 - All possible control types are present
29 - Support for various pixel aspect ratios and video aspect ratios
[all …]
/kernel/linux/linux-6.6/drivers/net/wireless/ath/ath5k/
Dreg.h2 * Copyright (c) 2006-2008 Nick Kossifidis <mickflemm@gmail.com>
3 * Copyright (c) 2004-2008 Reyk Floeter <reyk@openbsd.org>
4 * Copyright (c) 2007-2008 Michael Taylor <mike.taylor@apprion.com>
28 * 5210 - http://nova.stanford.edu/~bbaas/ps/isscc2002_slides.pdf
30 * 5211 - http://www.hotchips.org/archives/hc14/3_Tue/16_mcfarland.pdf
33 * Atheros's ART program (Atheros Radio Test), on ath9k, on legacy-hal
42 * AR5210-Specific TXDP registers
46 #define AR5K_NOQCU_TXDP0 0x0000 /* Queue 0 - data */
47 #define AR5K_NOQCU_TXDP1 0x0004 /* Queue 1 - beacons */
53 #define AR5K_CR_TXE0 0x00000001 /* TX Enable for queue 0 on 5210 */
[all …]
/kernel/linux/linux-5.10/drivers/net/wireless/ath/ath5k/
Dreg.h2 * Copyright (c) 2006-2008 Nick Kossifidis <mickflemm@gmail.com>
3 * Copyright (c) 2004-2008 Reyk Floeter <reyk@openbsd.org>
4 * Copyright (c) 2007-2008 Michael Taylor <mike.taylor@apprion.com>
28 * 5210 - http://nova.stanford.edu/~bbaas/ps/isscc2002_slides.pdf
30 * 5211 - http://www.hotchips.org/archives/hc14/3_Tue/16_mcfarland.pdf
33 * Atheros's ART program (Atheros Radio Test), on ath9k, on legacy-hal
42 * AR5210-Specific TXDP registers
46 #define AR5K_NOQCU_TXDP0 0x0000 /* Queue 0 - data */
47 #define AR5K_NOQCU_TXDP1 0x0004 /* Queue 1 - beacons */
53 #define AR5K_CR_TXE0 0x00000001 /* TX Enable for queue 0 on 5210 */
[all …]
/kernel/linux/linux-6.6/drivers/net/wireless/broadcom/brcm80211/brcmsmac/
Dmain.c3 * Copyright (c) 2013 Hauke Mehrtens <hauke@hauke-m.de>
50 /* n-mode support capability */
82 #define EDCF_ECW2CW(exp) ((1 << (exp)) - 1)
120 /* rfdisable delay timer 500 ms, runs of ALP clock */
133 /* Per-AC retry limit register definitions; uses defs.h bitfield macros */
167 #define BRCMS_PLCP_AUTO -1
172 #define BRCMS_PROTECTION_AUTO -1
189 /* values for band specific 40MHz capabilities */
199 /* MSC in use,indicates b0-6 holds an mcs */
203 /* stf mode mask: siso, cdd, stbc, sdm */
[all …]
/kernel/linux/linux-5.10/drivers/net/wireless/broadcom/brcm80211/brcmsmac/
Dmain.c3 * Copyright (c) 2013 Hauke Mehrtens <hauke@hauke-m.de>
50 /* n-mode support capability */
82 #define EDCF_ECW2CW(exp) ((1 << (exp)) - 1)
120 /* rfdisable delay timer 500 ms, runs of ALP clock */
133 /* Per-AC retry limit register definitions; uses defs.h bitfield macros */
167 #define BRCMS_PLCP_AUTO -1
172 #define BRCMS_PROTECTION_AUTO -1
189 /* values for band specific 40MHz capabilities */
199 /* MSC in use,indicates b0-6 holds an mcs */
203 /* stf mode mask: siso, cdd, stbc, sdm */
[all …]
/kernel/linux/linux-5.10/drivers/net/wireless/ath/ath10k/
Dtargaddrs.h1 /* SPDX-License-Identifier: ISC */
3 * Copyright (c) 2005-2011 Atheros Communications Inc.
4 * Copyright (c) 2011-2016 Qualcomm Atheros, Inc.
36 * Pointer to application-defined area, if any.
50 * General-purpose flag bits, similar to SOC_OPTION_* flags.
67 /* Clock and voltage tuning */
103 u32 hi_num_bpatch_streams; /* 0x70 -- unused */
124 * 0xa8 - [1]: 0 = UART FC active low, 1 = UART FC active high
143 /* 0xbc - [31:0]: idle timeout in ms */
150 /* If non-zero, override values sent to Host in WMI_READY event. */
[all …]
/kernel/linux/linux-6.6/drivers/net/wireless/ath/ath10k/
Dtargaddrs.h1 /* SPDX-License-Identifier: ISC */
3 * Copyright (c) 2005-2011 Atheros Communications Inc.
4 * Copyright (c) 2011-2016 Qualcomm Atheros, Inc.
36 * Pointer to application-defined area, if any.
50 * General-purpose flag bits, similar to SOC_OPTION_* flags.
67 /* Clock and voltage tuning */
103 u32 hi_num_bpatch_streams; /* 0x70 -- unused */
124 * 0xa8 - [1]: 0 = UART FC active low, 1 = UART FC active high
143 /* 0xbc - [31:0]: idle timeout in ms */
150 /* If non-zero, override values sent to Host in WMI_READY event. */
[all …]
/kernel/linux/linux-6.6/include/uapi/linux/
Dmdio.h1 /* SPDX-License-Identifier: GPL-2.0 WITH Linux-syscall-note */
4 * Copyright 2006-2009 Solarflare Communications Inc.
25 #define MDIO_MMD_AN 7 /* Auto-Negotiation */
58 /* Media-dependent registers. */
59 #define MDIO_PMA_10GBT_SWAPPOL 130 /* 10GBASE-T pair swap & polarity */
60 #define MDIO_PMA_10GBT_TXPWR 131 /* 10GBASE-T TX power control */
61 #define MDIO_PMA_10GBT_SNR 133 /* 10GBASE-T SNR margin, lane A.
62 * Lanes B-D are numbered 134-136. */
63 #define MDIO_PMA_10GBR_FSRT_CSR 147 /* 10GBASE-R fast retrain status and control */
64 #define MDIO_PMA_10GBR_FECABLE 170 /* 10GBASE-R FEC ability */
[all …]

12345