Home
last modified time | relevance | path

Searched +full:canfd +full:- +full:2 (Results 1 – 25 of 100) sorted by relevance

1234

/kernel/linux/linux-6.6/Documentation/devicetree/bindings/net/can/
Drenesas,rcar-canfd.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/net/can/renesas,rcar-canfd.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Renesas R-Car CAN FD Controller
10 - Fabrizio Castro <fabrizio.castro.jz@renesas.com>
15 - items:
16 - enum:
17 - renesas,r8a774a1-canfd # RZ/G2M
18 - renesas,r8a774b1-canfd # RZ/G2N
[all …]
Dxilinx,can.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
11 - Appana Durga Kedareswara rao <appana.durga.rao@xilinx.com>
16 - xlnx,zynq-can-1.0
17 - xlnx,axi-can-1.00.a
18 - xlnx,canfd-1.0
19 - xlnx,canfd-2.0
29 maxItems: 2
31 clock-names:
[all …]
Drenesas,rcar-can.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/net/can/renesas,rcar-can.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Renesas R-Car CAN Controller
10 - Sergei Shtylyov <sergei.shtylyov@gmail.com>
15 - items:
16 - enum:
17 - renesas,can-r8a7778 # R-Car M1-A
18 - renesas,can-r8a7779 # R-Car H1
[all …]
Dctu,ctucanfd.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: CTU CAN FD Open-source IP Core
10 Open-source CAN FD IP core developed at the Czech Technical University in Prague
14 [2] datasheet : https://canbus.pages.fel.cvut.cz/ctucanfd_ip_core/doc/Datasheet.pdf
18 [3] project : https://gitlab.fel.cvut.cz/canbus/zynq/zynq-can-sja1000-top
21 …tps://dspace.cvut.cz/bitstream/handle/10467/80366/F3-DP-2019-Jerabek-Martin-Jerabek-thesis-2019-ca…
24 - Pavel Pisa <pisa@cmp.felk.cvut.cz>
25 - Ondrej Ille <ondrej.ille@gmail.com>
[all …]
/kernel/linux/linux-5.10/drivers/net/can/ifi_canfd/
Difi_canfd.c2 * CAN bus driver for IFI CANFD controller
7 * http://www.ifi-pld.de/IP/CANFD/canfd.html
10 * License version 2. This program is licensed "as is" without any
30 #define IFI_CANFD_STCMD_ERROR_ACTIVE BIT(2)
58 #define IFI_CANFD_INTERRUPT_ERROR_STATE_CHG BIT(2)
70 #define IFI_CANFD_IRQMASK_ERROR_STATE_CHG BIT(2)
123 #define IFI_CANFD_ERROR_CTR_BIT0_ERROR_FIRST BIT(2)
218 /* IFI CANFD private data structure */
237 if (priv->can.ctrlmode & CAN_CTRLMODE_BERR_REPORTING) in ifi_canfd_irq_enable()
245 priv->base + IFI_CANFD_IRQMASK); in ifi_canfd_irq_enable()
[all …]
/kernel/linux/linux-6.6/drivers/net/can/ifi_canfd/
Difi_canfd.c2 * CAN bus driver for IFI CANFD controller
7 * http://www.ifi-pld.de/IP/CANFD/canfd.html
10 * License version 2. This program is licensed "as is" without any
30 #define IFI_CANFD_STCMD_ERROR_ACTIVE BIT(2)
58 #define IFI_CANFD_INTERRUPT_ERROR_STATE_CHG BIT(2)
70 #define IFI_CANFD_IRQMASK_ERROR_STATE_CHG BIT(2)
123 #define IFI_CANFD_ERROR_CTR_BIT0_ERROR_FIRST BIT(2)
218 /* IFI CANFD private data structure */
237 if (priv->can.ctrlmode & CAN_CTRLMODE_BERR_REPORTING) in ifi_canfd_irq_enable()
245 priv->base + IFI_CANFD_IRQMASK); in ifi_canfd_irq_enable()
[all …]
/kernel/linux/linux-6.6/arch/arm64/boot/dts/renesas/
Drzg2lc-smarc.dtsi1 // SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
8 #include <dt-bindings/gpio/gpio.h>
9 #include <dt-bindings/pinctrl/rzg2l-pinctrl.h>
11 #include "rzg2lc-smarc-pinfunction.dtsi"
12 #include "rz-smarc-common.dtsi"
20 osc1: cec-clock {
21 compatible = "fixed-clock";
22 #clock-cells = <0>;
23 clock-frequency = <12000000>;
26 hdmi-out {
[all …]
Drzg2ul-smarc.dtsi1 // SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 * Device Tree Source for the RZ/G2UL Type-1 SMARC EVK parts
8 #include "rzg2ul-smarc-pinfunction.dtsi"
9 #include "rz-smarc-common.dtsi"
12 &canfd {
13 /delete-property/ pinctrl-0;
14 /delete-property/ pinctrl-names;
20 sound-dai = <&ssi1>;
26 #sound-dai-cells = <0>;
33 pinctrl-0 = <&mtu3_pins>;
[all …]
Dr8a779g0-white-hawk.dts1 // SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
8 /dts-v1/;
9 #include "r8a779g0-white-hawk-cpu.dtsi"
10 #include "r8a779g0-white-hawk-csi-dsi.dtsi"
11 #include "r8a779g0-white-hawk-ethernet.dtsi"
15 compatible = "renesas,white-hawk-breakout", "renesas,white-hawk-cpu", "renesas,r8a779g0";
17 can_transceiver0: can-phy0 {
19 #phy-cells = <0>;
20 enable-gpios = <&gpio1 3 GPIO_ACTIVE_HIGH>;
21 max-bitrate = <5000000>;
[all …]
Dr9a07g043.dtsi1 // SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
8 #include <dt-bindings/clock/r9a07g043-cpg.h>
12 #address-cells = <2>;
13 #size-cells = <2>;
15 audio_clk1: audio1-clk {
16 compatible = "fixed-clock";
17 #clock-cells = <0>;
19 clock-frequency = <0>;
22 audio_clk2: audio2-clk {
23 compatible = "fixed-clock";
[all …]
Drz-smarc-common.dtsi1 // SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
8 #include <dt-bindings/gpio/gpio.h>
9 #include <dt-bindings/pinctrl/rzg2l-pinctrl.h>
12 * SSI-WM8978
32 stdout-path = "serial0:115200n8";
36 compatible = "fixed-clock";
37 #clock-cells = <0>;
38 clock-frequency = <11289600>;
42 compatible = "simple-audio-card";
43 simple-audio-card,format = "i2s";
[all …]
Dr8a77970.dtsi1 // SPDX-License-Identifier: GPL-2.0
3 * Device Tree Source for the R-Car V3M (R8A77970) SoC
5 * Copyright (C) 2016-2017 Renesas Electronics Corp.
9 #include <dt-bindings/clock/r8a77970-cpg-mssr.h>
10 #include <dt-bindings/interrupt-controller/arm-gic.h>
11 #include <dt-bindings/interrupt-controller/irq.h>
12 #include <dt-bindings/power/r8a77970-sysc.h>
16 #address-cells = <2>;
17 #size-cells = <2>;
19 /* External CAN clock - to be overridden by boards that provide it */
[all …]
Dr9a07g054.dtsi1 // SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
8 #include <dt-bindings/interrupt-controller/arm-gic.h>
9 #include <dt-bindings/clock/r9a07g054-cpg.h>
13 #address-cells = <2>;
14 #size-cells = <2>;
16 audio_clk1: audio1-clk {
17 compatible = "fixed-clock";
18 #clock-cells = <0>;
20 clock-frequency = <0>;
23 audio_clk2: audio2-clk {
[all …]
Dr9a07g044.dtsi1 // SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
8 #include <dt-bindings/interrupt-controller/arm-gic.h>
9 #include <dt-bindings/clock/r9a07g044-cpg.h>
13 #address-cells = <2>;
14 #size-cells = <2>;
16 audio_clk1: audio1-clk {
17 compatible = "fixed-clock";
18 #clock-cells = <0>;
20 clock-frequency = <0>;
23 audio_clk2: audio2-clk {
[all …]
/kernel/linux/linux-6.6/drivers/net/can/rcar/
Drcar_canfd.c1 // SPDX-License-Identifier: GPL-2.0+
2 /* Renesas R-Car CAN FD device driver
7 /* The R-Car CAN FD controller can operate in either one of the below two modes
8 * - CAN FD only mode
9 * - Classical CAN (CAN 2.0) only mode
16 * "renesas,no-can-fd" optional property to the device tree node. A h/w reset is
62 #define RCANFD_GCTR_GSLPR BIT(2)
70 #define RCANFD_GSTS_GSLPSTS BIT(2)
73 /* Non-operational status */
74 #define RCANFD_GSTS_GNOPM (BIT(0) | BIT(1) | BIT(2) | BIT(3))
[all …]
/kernel/linux/linux-6.6/drivers/net/can/
Dxilinx_can.c1 // SPDX-License-Identifier: GPL-2.0-or-later
4 * Copyright (C) 2012 - 2022 Xilinx, Inc.
6 * Copyright (C) 2017 - 2018 Sandvik Mining and Construction Oy
87 /* CAN register bit masks - XCAN_<REG>_<BIT>_MASK */
94 #define XCAN_2_BRPR_TDCO_MASK GENMASK(13, 8) /* TDCO for CANFD 2.0 */
96 #define XCAN_BTR_TS2_MASK 0x00000070 /* Time segment 2 */
99 #define XCAN_BTR_TS2_MASK_CANFD 0x00000F00 /* Time segment 2 */
141 /* CAN register bit shift - XCAN_<REG>_<BIT>_SHIFT */
144 #define XCAN_BTR_TS2_SHIFT 4 /* Time segment 2 */
146 #define XCAN_BTR_TS2_SHIFT_CANFD 8 /* Time segment 2 */
[all …]
/kernel/linux/linux-5.10/drivers/net/can/
Dxilinx_can.c1 // SPDX-License-Identifier: GPL-2.0-or-later
4 * Copyright (C) 2012 - 2014 Xilinx, Inc.
6 * Copyright (C) 2017 - 2018 Sandvik Mining and Construction Oy
84 /* CAN register bit masks - XCAN_<REG>_<BIT>_MASK */
91 #define XCAN_BTR_TS2_MASK 0x00000070 /* Time segment 2 */
94 #define XCAN_BTR_TS2_MASK_CANFD 0x00000F00 /* Time segment 2 */
135 /* CAN register bit shift - XCAN_<REG>_<BIT>_SHIFT */
137 #define XCAN_BTR_TS2_SHIFT 4 /* Time segment 2 */
139 #define XCAN_BTR_TS2_SHIFT_CANFD 8 /* Time segment 2 */
150 /* TX-FIFO-empty interrupt available */
[all …]
/kernel/linux/linux-6.6/drivers/net/can/usb/etas_es58x/
Des58x_fd.h1 /* SPDX-License-Identifier: GPL-2.0 */
3 /* Driver for ETAS GmbH ES58X USB CAN(-FD) Bus Interfaces.
19 #define ES582_1_NUM_CAN_CH 2
21 #define ES58X_FD_NUM_CAN_CH 2
34 /* Command IDs for ES58X_FD_CMD_TYPE_{CAN,CANFD}. */
54 * enum es58x_fd_ctrlmode - Controller mode.
58 * @ES58X_FD_CTRLMODE_FD: CAN FD according to ISO11898-1.
63 * dominant. (c.f. ISO 11898-1:2015, section 10.4.2.4 "Control
83 __le16 tseg1; /* range: [tseg1_min-1..tseg1_max-1] */
84 __le16 tseg2; /* range: [tseg2_min-1..tseg2_max-1] */
[all …]
/kernel/linux/linux-6.6/drivers/net/can/usb/
Dgs_usb.c1 // SPDX-License-Identifier: GPL-2.0-only
5 * Copyright (C) 2013-2016 Geschwister Schneider Technologie-,
6 * Entwicklungs- und Vertriebs UG (Haftungsbeschränkt).
8 * Copyright (c) 2023 Pengutronix, Marc Kleine-Budde <kernel@pengutronix.de>
28 #include <linux/can/rx-offload.h>
52 CYCLECOUNTER_MASK(32) / GS_USB_TIMESTAMP_TIMER_HZ / 2);
106 * Technologie Entwicklungs- und Vertriebs UG exchanges all data
130 #define GS_CAN_MODE_TRIPLE_SAMPLE BIT(2)
172 #define GS_CAN_FEATURE_TRIPLE_SAMPLE BIT(2)
186 /* internal quirks - keep in GS_CAN_FEATURE space for now */
[all …]
/kernel/linux/linux-5.10/drivers/net/can/rcar/
Drcar_canfd.c1 // SPDX-License-Identifier: GPL-2.0+
2 /* Renesas R-Car CAN FD device driver
7 /* The R-Car CAN FD controller can operate in either one of the below two modes
8 * - CAN FD only mode
9 * - Classical CAN (CAN 2.0) only mode
16 * "renesas,no-can-fd" optional property to the device tree node. A h/w reset is
61 #define RCANFD_GCTR_GSLPR BIT(2)
69 #define RCANFD_GSTS_GSLPSTS BIT(2)
72 /* Non-operational status */
73 #define RCANFD_GSTS_GNOPM (BIT(0) | BIT(1) | BIT(2) | BIT(3))
[all …]
/kernel/linux/linux-5.10/drivers/net/can/dev/
Ddev.c1 // SPDX-License-Identifier: GPL-2.0-only
2 /* Copyright (C) 2005 Marc Kleine-Budde, Pengutronix
4 * Copyright (C) 2008-2009 Wolfgang Grandegger <wg@grandegger.com>
14 #include <linux/can/can-ml.h>
30 static const u8 dlc2len[] = {0, 1, 2, 3, 4, 5, 6, 7,
40 static const u8 len2dlc[] = {0, 1, 2, 3, 4, 5, 6, 7, 8, /* 0 - 8 */
41 9, 9, 9, 9, /* 9 - 12 */
42 10, 10, 10, 10, /* 13 - 16 */
43 11, 11, 11, 11, /* 17 - 20 */
44 12, 12, 12, 12, /* 21 - 24 */
[all …]
/kernel/linux/linux-5.10/arch/arm64/boot/dts/renesas/
Dr8a77970-eagle.dts1 // SPDX-License-Identifier: GPL-2.0
5 * Copyright (C) 2016-2017 Renesas Electronics Corp.
9 /dts-v1/;
23 stdout-path = "serial0:115200n8";
26 d3p3: regulator-fixed {
27 compatible = "regulator-fixed";
28 regulator-name = "fixed-3.3V";
29 regulator-min-microvolt = <3300000>;
30 regulator-max-microvolt = <3300000>;
31 regulator-boot-on;
[all …]
Dr8a77995.dtsi1 // SPDX-License-Identifier: GPL-2.0
3 * Device Tree Source for the R-Car D3 (R8A77995) SoC
9 #include <dt-bindings/clock/r8a77995-cpg-mssr.h>
10 #include <dt-bindings/interrupt-controller/arm-gic.h>
11 #include <dt-bindings/power/r8a77995-sysc.h>
15 #address-cells = <2>;
16 #size-cells = <2>;
18 /* External CAN clock - to be overridden by boards that provide it */
20 compatible = "fixed-clock";
21 #clock-cells = <0>;
[all …]
Dr8a77970.dtsi1 // SPDX-License-Identifier: GPL-2.0
3 * Device Tree Source for the R-Car V3M (R8A77970) SoC
5 * Copyright (C) 2016-2017 Renesas Electronics Corp.
9 #include <dt-bindings/clock/r8a77970-cpg-mssr.h>
10 #include <dt-bindings/interrupt-controller/arm-gic.h>
11 #include <dt-bindings/interrupt-controller/irq.h>
12 #include <dt-bindings/power/r8a77970-sysc.h>
16 #address-cells = <2>;
17 #size-cells = <2>;
27 /* External CAN clock - to be overridden by boards that provide it */
[all …]
/kernel/linux/linux-6.6/Documentation/networking/device_drivers/can/ctu/
Dctucanfd-driver.rst1 .. SPDX-License-Identifier: GPL-2.0-or-later
10 ------------------------
19 `Vivado integration <https://gitlab.fel.cvut.cz/canbus/zynq/zynq-can-sja1000-top>`_
20 and Intel Cyclone V 5CSEMA4U23C6 based DE0-Nano-SoC Terasic board
21 `QSys integration <https://gitlab.fel.cvut.cz/canbus/intel-soc-ctucanfd>`_
23 `PCIe integration <https://gitlab.fel.cvut.cz/canbus/pcie-ctucanfd>`_ of the core.
33 version of emulation support can be cloned from ctu-canfd branch of QEMU local
34 development `repository <https://gitlab.fel.cvut.cz/canbus/qemu-canbus>`_.
38 ---------------
59 it allows for device hot-plug.
[all …]

1234