| /kernel/linux/linux-5.10/drivers/mmc/host/ |
| D | dw_mmc-exynos.c | 87 return SDMMC_CLKSEL_GET_DIV(mci_readl(host, CLKSEL)) + 1; in dw_mci_exynos_get_ciu_div()
133 u32 clksel; in dw_mci_exynos_set_clksel_timing() local
137 clksel = mci_readl(host, CLKSEL64); in dw_mci_exynos_set_clksel_timing()
139 clksel = mci_readl(host, CLKSEL); in dw_mci_exynos_set_clksel_timing()
141 clksel = (clksel & ~SDMMC_CLKSEL_TIMING_MASK) | timing; in dw_mci_exynos_set_clksel_timing()
145 mci_writel(host, CLKSEL64, clksel); in dw_mci_exynos_set_clksel_timing()
147 mci_writel(host, CLKSEL, clksel); in dw_mci_exynos_set_clksel_timing()
156 if (!SDMMC_CLKSEL_GET_DRV_WD3(clksel) && host->slot) in dw_mci_exynos_set_clksel_timing()
195 * WAKEUP_INT bit in the CLKSEL register asserted. This bit is 1 to indicate
205 u32 clksel; in dw_mci_exynos_resume_noirq() local
[all …]
|
| D | dw_mmc-zx.c | 38 unsigned int clksel; in dw_mci_zx_emmc_set_delay() local
54 ret = regmap_read(sysc_base, LB_AON_EMMC_CFG_REG1, &clksel); in dw_mci_zx_emmc_set_delay()
59 clksel &= ~CLK_SAMP_DELAY_MASK; in dw_mci_zx_emmc_set_delay()
60 clksel |= CLK_SAMP_DELAY(delay); in dw_mci_zx_emmc_set_delay()
62 clksel &= ~READ_DQS_DELAY_MASK; in dw_mci_zx_emmc_set_delay()
63 clksel |= READ_DQS_DELAY(delay); in dw_mci_zx_emmc_set_delay()
66 regmap_write(sysc_base, LB_AON_EMMC_CFG_REG1, clksel); in dw_mci_zx_emmc_set_delay()
74 ret = regmap_read(sysc_base, LB_AON_EMMC_CFG_REG2, &clksel); in dw_mci_zx_emmc_set_delay()
78 } while (--loop && !(clksel & ZX_DLL_LOCKED)); in dw_mci_zx_emmc_set_delay()
|
| /kernel/linux/linux-6.6/drivers/mmc/host/ |
| D | dw_mmc-exynos.c | 92 return SDMMC_CLKSEL_GET_DIV(mci_readl(host, CLKSEL)) + 1; in dw_mci_exynos_get_ciu_div()
143 u32 clksel; in dw_mci_exynos_set_clksel_timing() local
148 clksel = mci_readl(host, CLKSEL64); in dw_mci_exynos_set_clksel_timing()
150 clksel = mci_readl(host, CLKSEL); in dw_mci_exynos_set_clksel_timing()
152 clksel = (clksel & ~SDMMC_CLKSEL_TIMING_MASK) | timing; in dw_mci_exynos_set_clksel_timing()
157 mci_writel(host, CLKSEL64, clksel); in dw_mci_exynos_set_clksel_timing()
159 mci_writel(host, CLKSEL, clksel); in dw_mci_exynos_set_clksel_timing()
168 if (!SDMMC_CLKSEL_GET_DRV_WD3(clksel) && host->slot) in dw_mci_exynos_set_clksel_timing()
207 * WAKEUP_INT bit in the CLKSEL register asserted. This bit is 1 to indicate
217 u32 clksel; in dw_mci_exynos_resume_noirq() local
[all …]
|
| D | dw_mmc-exynos.h | 19 /* CLKSEL register defines */
|
| /kernel/linux/linux-6.6/Documentation/devicetree/bindings/clock/ti/ |
| D | ti,clksel.yaml | 4 $id: http://devicetree.org/schemas/clock/ti/ti,clksel.yaml#
7 title: TI clksel clock
13 The TI CLKSEL clocks consist of consist of input clock mux bits, and in some
18 const: ti,clksel
22 description: The CLKSEL register range
34 description: The CLKSEL register and bit offset
47 compatible = "ti,clksel";
|
| /kernel/linux/linux-6.6/drivers/clk/rockchip/ |
| D | clk-cpu.c | 105 const struct rockchip_cpuclk_clksel *clksel = &rate->divs[i]; in rockchip_cpuclk_set_dividers() local
107 if (!clksel->reg) in rockchip_cpuclk_set_dividers()
111 __func__, clksel->reg, clksel->val); in rockchip_cpuclk_set_dividers()
112 writel(clksel->val, cpuclk->reg_base + clksel->reg); in rockchip_cpuclk_set_dividers()
123 const struct rockchip_cpuclk_clksel *clksel = &rate->pre_muxs[i]; in rockchip_cpuclk_set_pre_muxs() local
125 if (!clksel->reg) in rockchip_cpuclk_set_pre_muxs()
129 __func__, clksel->reg, clksel->val); in rockchip_cpuclk_set_pre_muxs()
130 writel(clksel->val, cpuclk->reg_base + clksel->reg); in rockchip_cpuclk_set_pre_muxs()
141 const struct rockchip_cpuclk_clksel *clksel = &rate->post_muxs[i]; in rockchip_cpuclk_set_post_muxs() local
143 if (!clksel->reg) in rockchip_cpuclk_set_post_muxs()
[all …]
|
| /kernel/linux/linux-6.6/drivers/clk/ |
| D | clk-milbeaut.c | 17 #define CLKSEL(n) (((n) - 1) * 4 + M10V_CLKSEL1) macro
254 {"emmc", M10V_PLL11, CLKSEL(1), 28, 3, emmcclk_table, 0,
256 {"mclk400", M10V_PLL1DIV2, CLKSEL(10), 7, 3, mclk400_table, 0, -1},
257 {"mclk200", M10V_PLL1DIV2, CLKSEL(10), 3, 4, mclk200_table, 0, -1},
258 {"aclk400", M10V_PLL1DIV2, CLKSEL(10), 0, 3, aclk400_table, 0, -1},
259 {"aclk300", M10V_PLL2DIV2, CLKSEL(12), 0, 2, aclk300_table, 0, -1},
260 {"aclk", M10V_PLL1DIV2, CLKSEL(9), 20, 4, aclk_table, 0, M10V_ACLK_ID},
261 {"aclkexs", M10V_PLL1DIV2, CLKSEL(9), 16, 4, aclkexs_table, 0, -1},
262 {"hclk", M10V_PLL1DIV2, CLKSEL(9), 7, 5, hclk_table, 0, M10V_HCLK_ID},
263 {"hclkbmh", M10V_PLL1DIV2, CLKSEL(9), 12, 4, hclkbmh_table, 0, -1},
[all …]
|
| D | clk-qoriq.c | 59 struct clockgen_sourceinfo clksel[NUM_MUX_PARENTS]; member
852 u32 clksel; in mux_set_parent() local
857 clksel = hwc->parent_to_clksel[idx]; in mux_set_parent()
858 cg_out(hwc->cg, (clksel << CLKSEL_SHIFT) & CLKSEL_MASK, hwc->reg); in mux_set_parent()
866 u32 clksel; in mux_get_parent() local
869 clksel = (cg_in(hwc->cg, hwc->reg) & CLKSEL_MASK) >> CLKSEL_SHIFT; in mux_get_parent()
871 ret = hwc->clksel_to_parent[clksel]; in mux_get_parent()
873 pr_err("%s: mux at %p has bad clksel\n", __func__, hwc->reg); in mux_get_parent()
900 if (!(hwc->info->clksel[idx].flags & CLKSEL_VALID)) in get_pll_div()
903 pll = hwc->info->clksel[idx].pll; in get_pll_div()
[all …]
|
| /kernel/linux/linux-5.10/drivers/clk/ |
| D | clk-milbeaut.c | 17 #define CLKSEL(n) (((n) - 1) * 4 + M10V_CLKSEL1) macro
254 {"emmc", M10V_PLL11, CLKSEL(1), 28, 3, emmcclk_table, 0,
256 {"mclk400", M10V_PLL1DIV2, CLKSEL(10), 7, 3, mclk400_table, 0, -1},
257 {"mclk200", M10V_PLL1DIV2, CLKSEL(10), 3, 4, mclk200_table, 0, -1},
258 {"aclk400", M10V_PLL1DIV2, CLKSEL(10), 0, 3, aclk400_table, 0, -1},
259 {"aclk300", M10V_PLL2DIV2, CLKSEL(12), 0, 2, aclk300_table, 0, -1},
260 {"aclk", M10V_PLL1DIV2, CLKSEL(9), 20, 4, aclk_table, 0, M10V_ACLK_ID},
261 {"aclkexs", M10V_PLL1DIV2, CLKSEL(9), 16, 4, aclkexs_table, 0, -1},
262 {"hclk", M10V_PLL1DIV2, CLKSEL(9), 7, 5, hclk_table, 0, M10V_HCLK_ID},
263 {"hclkbmh", M10V_PLL1DIV2, CLKSEL(9), 12, 4, hclkbmh_table, 0, -1},
[all …]
|
| D | clk-qoriq.c | 57 struct clockgen_sourceinfo clksel[NUM_MUX_PARENTS]; member
827 u32 clksel; in mux_set_parent() local
832 clksel = hwc->parent_to_clksel[idx]; in mux_set_parent()
833 cg_out(hwc->cg, (clksel << CLKSEL_SHIFT) & CLKSEL_MASK, hwc->reg); in mux_set_parent()
841 u32 clksel; in mux_get_parent() local
844 clksel = (cg_in(hwc->cg, hwc->reg) & CLKSEL_MASK) >> CLKSEL_SHIFT; in mux_get_parent()
846 ret = hwc->clksel_to_parent[clksel]; in mux_get_parent()
848 pr_err("%s: mux at %p has bad clksel\n", __func__, hwc->reg); in mux_get_parent()
874 if (!(hwc->info->clksel[idx].flags & CLKSEL_VALID)) in get_pll_div()
877 pll = hwc->info->clksel[idx].pll; in get_pll_div()
[all …]
|
| /kernel/linux/linux-6.6/arch/arm/boot/dts/ti/omap/ |
| D | omap36xx-omap3430es2plus-clocks.dtsi | 9 compatible = "ti,clksel";
24 compatible = "ti,clksel";
54 compatible = "ti,clksel";
85 compatible = "ti,clksel";
172 compatible = "ti,clksel";
194 compatible = "ti,clksel";
|
| D | omap34xx-omap36xx-clocks.dtsi | 17 compatible = "ti,clksel";
65 compatible = "ti,clksel";
105 compatible = "ti,clksel";
160 compatible = "ti,clksel";
228 compatible = "ti,clksel";
252 compatible = "ti,clksel";
|
| D | omap3430es1-clocks.dtsi | 50 compatible = "ti,clksel";
81 compatible = "ti,clksel";
121 compatible = "ti,clksel";
174 compatible = "ti,clksel";
|
| D | omap36xx-am35xx-omap3430es2plus-clocks.dtsi | 138 compatible = "ti,clksel";
153 compatible = "ti,clksel";
168 compatible = "ti,clksel";
183 compatible = "ti,clksel";
|
| D | omap3xxx-clocks.dtsi | 83 compatible = "ti,clksel";
120 compatible = "ti,clksel";
259 compatible = "ti,clksel";
429 compatible = "ti,clksel";
471 compatible = "ti,clksel";
603 compatible = "ti,clksel";
666 compatible = "ti,clksel";
709 compatible = "ti,clksel";
734 compatible = "ti,clksel";
914 compatible = "ti,clksel";
[all …]
|
| D | am35xx-clocks.dtsi | 66 compatible = "ti,clksel";
101 compatible = "ti,clksel";
|
| /kernel/linux/linux-6.6/drivers/clocksource/ |
| D | timer-cadence-ttc.c | 476 int clksel, ret; in ttc_timer_probe() local
504 clksel = readl_relaxed(timer_baseaddr + TTC_CLK_CNTRL_OFFSET); in ttc_timer_probe()
505 clksel = !!(clksel & TTC_CLK_CNTRL_CSRC_MASK); in ttc_timer_probe()
506 clk_cs = of_clk_get(timer, clksel); in ttc_timer_probe()
512 clksel = readl_relaxed(timer_baseaddr + 4 + TTC_CLK_CNTRL_OFFSET); in ttc_timer_probe()
513 clksel = !!(clksel & TTC_CLK_CNTRL_CSRC_MASK); in ttc_timer_probe()
514 clk_ce = of_clk_get(timer, clksel); in ttc_timer_probe()
|
| /kernel/linux/linux-5.10/drivers/clocksource/ |
| D | timer-cadence-ttc.c | 475 int clksel, ret; in ttc_timer_probe() local
503 clksel = readl_relaxed(timer_baseaddr + TTC_CLK_CNTRL_OFFSET); in ttc_timer_probe()
504 clksel = !!(clksel & TTC_CLK_CNTRL_CSRC_MASK); in ttc_timer_probe()
505 clk_cs = of_clk_get(timer, clksel); in ttc_timer_probe()
511 clksel = readl_relaxed(timer_baseaddr + 4 + TTC_CLK_CNTRL_OFFSET); in ttc_timer_probe()
512 clksel = !!(clksel & TTC_CLK_CNTRL_CSRC_MASK); in ttc_timer_probe()
513 clk_ce = of_clk_get(timer, clksel); in ttc_timer_probe()
|
| /kernel/linux/linux-5.10/drivers/clk/rockchip/ |
| D | clk-cpu.c | 109 const struct rockchip_cpuclk_clksel *clksel = &rate->divs[i]; in rockchip_cpuclk_set_dividers() local
111 if (!clksel->reg) in rockchip_cpuclk_set_dividers()
115 __func__, clksel->reg, clksel->val); in rockchip_cpuclk_set_dividers()
116 writel(clksel->val, cpuclk->reg_base + clksel->reg); in rockchip_cpuclk_set_dividers()
|
| /kernel/linux/linux-5.10/arch/mips/ralink/ |
| D | rt3883.c | 67 u32 clksel; in ralink_clk_init() local
71 clksel = ((syscfg0 >> RT3883_SYSCFG0_CPUCLK_SHIFT) & in ralink_clk_init()
75 switch (clksel) { in ralink_clk_init()
|
| /kernel/linux/linux-5.10/drivers/gpu/drm/zte/ |
| D | zx_vou.c | 138 u32 clksel; member
145 .clksel = VOU_CLK_GL0_SEL,
149 .clksel = VOU_CLK_GL1_SEL,
157 .clksel = VOU_CLK_VL0_SEL,
161 .clksel = VOU_CLK_VL1_SEL,
165 .clksel = VOU_CLK_VL2_SEL,
618 zx_writel_mask(vou->vouctl + VOU_CLK_SEL, bits->clksel, 0); in zx_vou_layer_enable()
622 zx_writel_mask(vou->vouctl + VOU_CLK_SEL, bits->clksel, in zx_vou_layer_enable()
623 bits->clksel); in zx_vou_layer_enable()
|
| /kernel/linux/linux-6.6/arch/arm/mach-imx/ |
| D | mach-imx6q.c | 85 u32 clksel; in imx6q_1588_init() local
118 clksel = clk_is_match(ptp_clk, enet_ref) ? in imx6q_1588_init()
125 clksel); in imx6q_1588_init()
|
| /kernel/linux/linux-5.10/arch/arm/mach-imx/ |
| D | mach-imx6q.c | 170 u32 clksel; in imx6q_1588_init() local
195 clksel = clk_is_match(ptp_clk, enet_ref) ? in imx6q_1588_init()
202 clksel); in imx6q_1588_init()
|
| /kernel/linux/linux-5.10/drivers/mfd/ |
| D | asic3.c | 387 unsigned long clksel = 0; in asic3_irq_probe() local
397 clksel |= CLOCK_SEL_CX; in asic3_irq_probe()
399 clksel); in asic3_irq_probe()
961 unsigned long clksel; in asic3_probe() local
990 clksel = 0; in asic3_probe()
991 asic3_write_register(asic, ASIC3_OFFSET(CLOCK, SEL), clksel); in asic3_probe()
|
| /kernel/linux/linux-5.10/arch/arm/mach-omap1/ |
| D | clock_data.c | 411 * and 48MHz. Reimplement with clksel.
430 * and 48MHz. Reimplement with clksel.
450 * and 48MHz. Reimplement with clksel.
469 * and 48MHz. Reimplement with clksel.
488 * and 48MHz. Reimplement with clksel.
|