Searched +full:display +full:- +full:controller (Results 1 – 25 of 1060) sorted by relevance
12345678910>>...43
| /kernel/linux/linux-6.6/Documentation/gpu/amdgpu/display/ |
| D | dc-glossary.rst | 5 On this page, we try to keep track of acronyms related to the display
7 'Documentation/gpu/amdgpu/amdgpu-glossary.rst'; if you cannot find it anywhere,
19 Application-Specific Integrated Circuit
37 * DISPCLK: Display Clock
39 * DCFCLK: Display Controller Fabric Clock
49 Cathode Ray Tube Controller - commonly called "Controller" - Generates
56 Display Abstraction layer
59 Display Core
62 Display Controller
68 Display Controller Engine
[all …]
|
| /kernel/linux/linux-6.6/drivers/clk/qcom/ |
| D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0-only
40 tristate "MSM8916 APCS Clock Controller"
43 Support for the APCS Clock Controller on msm8916 devices. The
49 tristate "MSM8996 CPU Clock Controller"
54 Support for the CPU clock controller on msm8996 devices.
59 tristate "SDX55 and SDX65 APCS Clock Controller"
63 Support for the APCS Clock Controller on SDX55, SDX65 platforms. The
69 tristate "RPM based Clock Controller"
82 tristate "RPM over SMD based Clock Controller"
104 tristate "APQ8084 Global Clock Controller"
[all …]
|
| /kernel/linux/linux-5.10/drivers/staging/fbtft/ |
| D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0
3 tristate "Support for small TFT LCD display modules"
14 tristate "FB driver for the AGM1264K-FL LCD display"
17 Framebuffer support for the AGM1264K-FL LCD display (two Samsung KS0108 compatible chips)
20 tristate "FB driver for the BD663474 LCD Controller"
26 tristate "FB driver for the HX8340BN LCD Controller"
32 tristate "FB driver for the HX8347D LCD Controller"
38 tristate "FB driver for the HX8353D LCD Controller"
44 tristate "FB driver for the HX8357D LCD Controller"
50 tristate "FB driver for the ILI9163 LCD Controller"
[all …]
|
| /kernel/linux/linux-6.6/drivers/staging/fbtft/ |
| D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0
3 tristate "Support for small TFT LCD display modules"
15 tristate "FB driver for the AGM1264K-FL LCD display"
18 Framebuffer support for the AGM1264K-FL LCD display (two Samsung KS0108 compatible chips)
21 tristate "FB driver for the BD663474 LCD Controller"
27 tristate "FB driver for the HX8340BN LCD Controller"
33 tristate "FB driver for the HX8347D LCD Controller"
39 tristate "FB driver for the HX8353D LCD Controller"
45 tristate "FB driver for the HX8357D LCD Controller"
51 tristate "FB driver for the ILI9163 LCD Controller"
[all …]
|
| /kernel/linux/linux-5.10/drivers/clk/qcom/ |
| D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0-only
32 tristate "MSM8916 APCS Clock Controller"
35 Support for the APCS Clock Controller on msm8916 devices. The
41 tristate "MSM8996 CPU Clock Controller"
45 Support for the CPU clock controller on msm8996 devices.
50 tristate "RPM based Clock Controller"
63 tristate "RPM over SMD based Clock Controller"
85 tristate "APQ8084 Global Clock Controller"
88 Support for the global clock controller on apq8084 devices.
93 tristate "APQ8084 Multimedia Clock Controller"
[all …]
|
| /kernel/linux/linux-6.6/Documentation/devicetree/bindings/display/tegra/ |
| D | nvidia,tegra186-dc.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/display/tegra/nvidia,tegra186-dc.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: NVIDIA Tegra186 (and later) Display Controller
10 - Thierry Reding <thierry.reding@gmail.com>
11 - Jon Hunter <jonathanh@nvidia.com>
15 pattern: "^display@[0-9a-f]+$"
19 - nvidia,tegra186-dc
20 - nvidia,tegra194-dc
[all …]
|
| D | nvidia,tegra20-dc.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/display/tegra/nvidia,tegra20-dc.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: NVIDIA Tegra Display Controller
10 - Thierry Reding <thierry.reding@gmail.com>
11 - Jon Hunter <jonathanh@nvidia.com>
15 pattern: "^dc@[0-9a-f]+$"
19 - enum:
20 - nvidia,tegra20-dc
[all …]
|
| /kernel/linux/linux-6.6/Documentation/devicetree/bindings/auxdisplay/ |
| D | hit,hd44780.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Hitachi HD44780 Character LCD Controller
10 - Geert Uytterhoeven <geert@linux-m68k.org>
13 The Hitachi HD44780 Character LCD Controller is commonly used on character
14 LCDs that can display one or more lines of text. It exposes an M6800 bus
15 interface, which can be used in either 4-bit or 8-bit mode. By using a
24 data-gpios:
26 GPIO pins connected to the data signal lines DB0-DB7 (8-bit mode) or
[all …]
|
| /kernel/linux/linux-5.10/Documentation/devicetree/bindings/auxdisplay/ |
| D | hit,hd44780.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Hitachi HD44780 Character LCD Controller
10 - Geert Uytterhoeven <geert@linux-m68k.org>
13 The Hitachi HD44780 Character LCD Controller is commonly used on character
14 LCDs that can display one or more lines of text. It exposes an M6800 bus
15 interface, which can be used in either 4-bit or 8-bit mode.
21 data-gpios:
23 GPIO pins connected to the data signal lines DB0-DB7 (8-bit mode) or
[all …]
|
| /kernel/linux/linux-6.6/drivers/gpu/drm/sun4i/ |
| D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0-only
3 tristate "DRM Support for Allwinner A10 Display Engine"
13 Display Engine. If M is selected the module will be called
14 sun4i-drm.
19 tristate "Allwinner A10/A10s/A20/A31 HDMI Controller Support"
24 SoC with an HDMI controller.
33 SoC with an HDMI controller and want to use CEC.
36 tristate "Support for Allwinner A10 Display Engine Backend"
41 original Allwinner Display Engine, which has a backend to
43 selected the module will be called sun4i-backend.
[all …]
|
| /kernel/linux/linux-5.10/drivers/staging/olpc_dcon/ |
| D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0
3 tristate "One Laptop Per Child Display CONtroller support"
10 secondary Display CONtroller, or DCON. This secondary controller
11 is present in the video pipeline between the primary display
12 controller (integrate into the processor or chipset) and the LCD
13 panel. It allows the main processor/display controller to be
14 completely powered off while still retaining an image on the display.
15 This controller is only available on OLPC platforms. Unless you have
|
| /kernel/linux/linux-6.6/drivers/staging/olpc_dcon/ |
| D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0
3 tristate "One Laptop Per Child Display CONtroller support"
10 secondary Display CONtroller, or DCON. This secondary controller
11 is present in the video pipeline between the primary display
12 controller (integrate into the processor or chipset) and the LCD
13 panel. It allows the main processor/display controller to be
14 completely powered off while still retaining an image on the display.
15 This controller is only available on OLPC platforms. Unless you have
|
| /kernel/linux/linux-6.6/Documentation/devicetree/bindings/display/msm/ |
| D | qcom,sc8280xp-mdss.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
3 ---
4 $id: http://devicetree.org/schemas/display/msm/qcom,sc8280xp-mdss.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Qualcomm SC8280XP Mobile Display Subsystem
10 - Bjorn Andersson <andersson@kernel.org>
13 Device tree bindings for MSM Mobile Display Subsystem (MDSS) that encapsulates
14 sub-blocks like DPU display controller, DSI and DP interfaces etc.
16 $ref: /schemas/display/msm/mdss-common.yaml#
20 const: qcom,sc8280xp-mdss
[all …]
|
| D | qcom,mdss.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
3 ---
4 $id: http://devicetree.org/schemas/display/msm/qcom,mdss.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Qualcomm Mobile Display SubSystem (MDSS)
10 - Dmitry Baryshkov <dmitry.baryshkov@linaro.org>
11 - Rob Clark <robdclark@gmail.com>
14 This is the bindings documentation for the Mobile Display Subsystem(MDSS) that
15 encapsulates sub-blocks like MDP5, DSI, HDMI, eDP, etc.
19 pattern: "^display-subsystem@[0-9a-f]+$"
[all …]
|
| D | qcom,sm8350-mdss.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
3 ---
4 $id: http://devicetree.org/schemas/display/msm/qcom,sm8350-mdss.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Qualcomm SM8350 Display MDSS
10 - Robert Foss <robert.foss@linaro.org>
13 MSM Mobile Display Subsystem(MDSS) that encapsulates sub-blocks like
14 DPU display controller, DSI and DP interfaces etc.
16 $ref: /schemas/display/msm/mdss-common.yaml#
21 - const: qcom,sm8350-mdss
[all …]
|
| /kernel/linux/linux-5.10/drivers/gpu/drm/sun4i/ |
| D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0-only
3 tristate "DRM Support for Allwinner A10 Display Engine"
14 Display Engine. If M is selected the module will be called
15 sun4i-drm.
20 tristate "Allwinner A10 HDMI Controller Support"
24 controller.
33 controller and want to use CEC.
36 tristate "Support for Allwinner A10 Display Engine Backend"
40 original Allwinner Display Engine, which has a backend to
42 selected the module will be called sun4i-backend.
[all …]
|
| /kernel/linux/linux-6.6/Documentation/devicetree/bindings/display/ |
| D | xylon,logicvc-display.yaml | 1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
4 ---
5 $id: http://devicetree.org/schemas/display/xylon,logicvc-display.yaml#
6 $schema: http://devicetree.org/meta-schemas/core.yaml#
8 title: Xylon LogiCVC display controller
11 - Paul Kocialkowski <paul.kocialkowski@bootlin.com>
14 The Xylon LogiCVC is a display controller that supports multiple layers.
16 with Xilinx Zynq-7000 SoCs and Xilinx FPGAs.
18 Because the controller is intended for use in a FPGA, most of the
19 configuration of the controller takes place at logic configuration bitstream
[all …]
|
| D | intel,keembay-display.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/display/intel,keembay-display.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Intel Keem Bay display controller
10 - Anitha Chrisanthus <anitha.chrisanthus@intel.com>
11 - Edmond J Dea <edmund.j.dea@intel.com>
15 const: intel,keembay-display
19 - description: LCD registers range
21 reg-names:
[all …]
|
| /kernel/linux/linux-5.10/Documentation/gpu/ |
| D | tegra.rst | 2 drm/tegra NVIDIA Tegra GPU and display driver
5 NVIDIA Tegra SoCs support a set of display, graphics and video functions via
6 the host1x controller. host1x supplies command streams, gathered from a push
11 supports the built-in GPU, comprised of the gr2d and gr3d engines. Starting
18 - A host1x driver that provides infrastructure and access to the host1x
21 - A KMS driver that supports the display controllers as well as a number of
24 - A set of custom userspace IOCTLs that can be used to submit jobs to the
40 device using a driver-provided function which will set up the bits specific to
48 -------------------------------
50 .. kernel-doc:: include/linux/host1x.h
[all …]
|
| /kernel/linux/linux-6.6/Documentation/gpu/ |
| D | tegra.rst | 2 drm/tegra NVIDIA Tegra GPU and display driver
5 NVIDIA Tegra SoCs support a set of display, graphics and video functions via
6 the host1x controller. host1x supplies command streams, gathered from a push
11 supports the built-in GPU, comprised of the gr2d and gr3d engines. Starting
18 - A host1x driver that provides infrastructure and access to the host1x
21 - A KMS driver that supports the display controllers as well as a number of
24 - A set of custom userspace IOCTLs that can be used to submit jobs to the
40 device using a driver-provided function which will set up the bits specific to
48 -------------------------------
50 .. kernel-doc:: include/linux/host1x.h
[all …]
|
| /kernel/linux/linux-6.6/drivers/gpu/drm/xlnx/ |
| D | zynqmp_disp.c | 1 // SPDX-License-Identifier: GPL-2.0
3 * ZynqMP Display Controller Driver
5 * Copyright (C) 2017 - 2020 Xilinx, Inc.
8 * - Hyun Woo Kwon <hyun.kwon@xilinx.com>
9 * - Laurent Pinchart <laurent.pinchart@ideasonboard.com>
19 #include <linux/dma-mapping.h>
33 * --------
35 * The display controller part of ZynqMP DP subsystem, made of the Audio/Video
38 * +------------------------------------------------------------+
39 * +--------+ | +----------------+ +-----------+ |
[all …]
|
| /kernel/linux/linux-5.10/drivers/video/fbdev/mmp/hw/ |
| D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0-only
3 bool "mmp display controller hw support"
7 Marvell MMP display hw controller support
8 this controller is used on Marvell PXA910 and
12 bool "mmp display controller spi port"
16 Marvell MMP display hw controller spi port support
|
| /kernel/linux/linux-6.6/drivers/video/fbdev/mmp/hw/ |
| D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0-only
3 bool "mmp display controller hw support"
7 Marvell MMP display hw controller support
8 this controller is used on Marvell PXA910 and
12 bool "mmp display controller spi port"
16 Marvell MMP display hw controller spi port support
|
| /kernel/linux/linux-6.6/Documentation/devicetree/bindings/display/panel/ |
| D | panel-common.yaml | 1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/display/panel/panel-common.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Common Properties for Display Panels
10 - Thierry Reding <thierry.reding@gmail.com>
11 - Laurent Pinchart <laurent.pinchart+renesas@ideasonboard.com>
15 display panels. It doesn't constitute a device tree binding specification by
24 width-mm:
29 height-mm:
[all …]
|
| /kernel/linux/linux-5.10/Documentation/devicetree/bindings/display/exynos/ |
| D | exynos7-decon.txt | 1 Device-Tree bindings for Samsung Exynos7 SoC display controller (DECON)
3 DECON (Display and Enhancement Controller) is the Display Controller for the
8 - compatible: value should be "samsung,exynos7-decon";
10 - reg: physical base address and length of the DECON registers set.
12 - interrupts: should contain a list of all DECON IP block interrupts in the
14 format depends on the interrupt controller used.
16 - interrupt-names: should contain the interrupt names: "fifo", "vsync",
20 - pinctrl-0: pin control group to be used for this controller.
22 - pinctrl-names: must contain a "default" entry.
24 - clocks: must include clock specifiers corresponding to entries in the
[all …]
|
12345678910>>...43