Home
last modified time | relevance | path

Searched +full:fpga +full:- +full:slave +full:- +full:serial (Results 1 – 25 of 41) sorted by relevance

12

/kernel/linux/linux-5.10/Documentation/devicetree/bindings/fpga/
Dxilinx-slave-serial.txt1 Xilinx Slave Serial SPI FPGA Manager
3 Xilinx Spartan-6 and 7 Series FPGAs support a method of loading the
4 bitstream over what is referred to as "slave serial" interface.
5 The slave serial link is not technically SPI, and might require extra
9 - https://www.xilinx.com/support/documentation/user_guides/ug380.pdf
10 - https://www.xilinx.com/support/documentation/user_guides/ug470_7Series_Config.pdf
11 - https://www.xilinx.com/support/documentation/application_notes/xapp583-fpga-configuration.pdf
14 - compatible: should contain "xlnx,fpga-slave-serial"
15 - reg: spi chip select of the FPGA
16 - prog_b-gpios: config pin (referred to as PROGRAM_B in the manual)
[all …]
/kernel/linux/linux-6.6/Documentation/devicetree/bindings/fpga/
Dxlnx,fpga-slave-serial.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/fpga/xlnx,fpga-slave-serial.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Xilinx Slave Serial SPI FPGA
10 - Nava kishore Manne <nava.kishore.manne@amd.com>
13 Xilinx Spartan-6 and 7 Series FPGAs support a method of loading the bitstream
14 over what is referred to as slave serial interface.The slave serial link is
21 https://www.xilinx.com/support/documentation/application_notes/xapp583-fpga-configuration.pdf
24 - $ref: /schemas/spi/spi-peripheral-props.yaml#
[all …]
Dlattice,sysconfig.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/fpga/lattice,sysconfig.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Lattice Slave SPI sysCONFIG FPGA manager
10 - Vladimir Georgiev <v.georgiev@metrotek.ru>
13 Lattice sysCONFIG port, which is used for FPGA configuration, among others,
14 have Slave Serial Peripheral Interface. Only full reconfiguration is
18 format into FPGA's SRAM configuration memory.
23 - lattice,sysconfig-ecp5
[all …]
/kernel/linux/linux-6.6/drivers/fpga/
DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
3 # FPGA framework configuration
6 menuconfig FPGA config
7 tristate "FPGA Configuration Framework"
10 kernel. The FPGA framework adds an FPGA manager class and FPGA
13 if FPGA
16 tristate "Altera SOCFPGA FPGA Manager"
19 FPGA manager driver support for Altera SOCFPGA.
26 FPGA manager driver support for Altera Arria10 SoCFPGA.
41 tristate "Altera FPGA Passive Serial over SPI"
[all …]
Dxilinx-spi.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * Xilinx Spartan6 and 7 Series Slave Serial SPI Driver
9 * Manage Xilinx FPGA firmware that is loaded over SPI using
10 * the slave serial configuration interface.
15 #include <linux/fpga/fpga-mgr.h>
32 struct xilinx_spi_conf *conf = mgr->priv; in get_done_gpio()
35 ret = gpiod_get_value(conf->done); in get_done_gpio()
38 dev_err(&mgr->dev, "Error reading DONE (%d)\n", ret); in get_done_gpio()
52 * wait_for_init_b - wait for the INIT_B pin to have a given state, or wait
55 * @mgr: The FPGA manager object
[all …]
Dmachxo2-spi.c1 // SPDX-License-Identifier: GPL-2.0
3 * Lattice MachXO2 Slave SPI Driver
5 * Manage Lattice FPGA firmware that is loaded over SPI using
6 * the slave serial configuration interface.
12 #include <linux/fpga/fpga-mgr.h>
18 /* MachXO2 Programming Guide - sysCONFIG Programming Commands */
29 * Max CCLK in Slave SPI mode according to 'MachXO2 Family Data
30 * Sheet' sysCONFIG Port Timing Specifications (3-36)
112 pr_debug("machxo2 status: 0x%08lX - done=%d, cfgena=%d, busy=%d, fail=%d, devver=%d, err=%s\n", in dump_status_reg()
129 return -EBUSY; in wait_until_not_busy()
[all …]
/kernel/linux/linux-5.10/drivers/fpga/
DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
3 # FPGA framework configuration
6 menuconfig FPGA config
7 tristate "FPGA Configuration Framework"
10 kernel. The FPGA framework adds a FPGA manager class and FPGA
13 if FPGA
16 tristate "Altera SOCFPGA FPGA Manager"
19 FPGA manager driver support for Altera SOCFPGA.
26 FPGA manager driver support for Altera Arria10 SoCFPGA.
41 tristate "Altera FPGA Passive Serial over SPI"
[all …]
Dxilinx-spi.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * Xilinx Spartan6 and 7 Series Slave Serial SPI Driver
9 * Manage Xilinx FPGA firmware that is loaded over SPI using
10 * the slave serial configuration interface.
15 #include <linux/fpga/fpga-mgr.h>
32 struct xilinx_spi_conf *conf = mgr->priv; in get_done_gpio()
35 ret = gpiod_get_value(conf->done); in get_done_gpio()
38 dev_err(&mgr->dev, "Error reading DONE (%d)\n", ret); in get_done_gpio()
52 * wait_for_init_b - wait for the INIT_B pin to have a given state, or wait
55 * @mgr: The FPGA manager object
[all …]
Dmachxo2-spi.c1 // SPDX-License-Identifier: GPL-2.0
3 * Lattice MachXO2 Slave SPI Driver
5 * Manage Lattice FPGA firmware that is loaded over SPI using
6 * the slave serial configuration interface.
12 #include <linux/fpga/fpga-mgr.h>
18 /* MachXO2 Programming Guide - sysCONFIG Programming Commands */
29 * Max CCLK in Slave SPI mode according to 'MachXO2 Family Data
30 * Sheet' sysCONFIG Port Timing Specifications (3-36)
112 pr_debug("machxo2 status: 0x%08lX - done=%d, cfgena=%d, busy=%d, fail=%d, devver=%d, err=%s\n", in dump_status_reg()
129 return -EBUSY; in wait_until_not_busy()
[all …]
/kernel/linux/linux-6.6/arch/sh/include/mach-common/mach/
Dhighlander.h1 /* SPDX-License-Identifier: GPL-2.0 */
10 #define PA_BCR 0xa4000000 /* FPGA */
11 #define PA_SDPOW (-1)
38 #define PA_SCSMR0 (PA_BCR+0x0400) /* SCIF0 Serial mode control */
40 #define PA_SCSCR0 (PA_BCR+0x0408) /* SCIF0 Serial control */
42 #define PA_SCFSR0 (PA_BCR+0x0410) /* SCIF0 Serial status control */
47 #define PA_SCSPTR0 (PA_BCR+0x0424) /* SCIF0 Serial Port control */
49 #define PA_SCRER0 (PA_BCR+0x042c) /* SCIF0 Serial Error control */
50 #define PA_SCSMR1 (PA_BCR+0x0500) /* SCIF1 Serial mode control */
52 #define PA_SCSCR1 (PA_BCR+0x0508) /* SCIF1 Serial control */
[all …]
/kernel/linux/linux-5.10/arch/sh/include/mach-common/mach/
Dhighlander.h1 /* SPDX-License-Identifier: GPL-2.0 */
10 #define PA_BCR 0xa4000000 /* FPGA */
11 #define PA_SDPOW (-1)
38 #define PA_SCSMR0 (PA_BCR+0x0400) /* SCIF0 Serial mode control */
40 #define PA_SCSCR0 (PA_BCR+0x0408) /* SCIF0 Serial control */
42 #define PA_SCFSR0 (PA_BCR+0x0410) /* SCIF0 Serial status control */
47 #define PA_SCSPTR0 (PA_BCR+0x0424) /* SCIF0 Serial Port control */
49 #define PA_SCRER0 (PA_BCR+0x042c) /* SCIF0 Serial Error control */
50 #define PA_SCSMR1 (PA_BCR+0x0500) /* SCIF1 Serial mode control */
52 #define PA_SCSCR1 (PA_BCR+0x0508) /* SCIF1 Serial control */
[all …]
/kernel/linux/linux-6.6/drivers/spi/
DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
9 The "Serial Peripheral Interface" is a low level synchronous
13 dynamic device discovery; some are even write-only or read-only.
17 chips, analog to digital (and d-to-a) converters, and more.
36 # MASTER side ... talking to discrete SPI slave chips including microcontrollers
44 If your system has an master-capable SPI controller (which
46 controller and the protocol drivers for the SPI slave chips
56 by providing a high-level interface to send memory-like commands.
80 to a SPI slave to Avalon bridge in a Intel MAX BMC.
145 supports spi-mem interface.
[all …]
/kernel/linux/linux-6.6/Documentation/userspace-api/media/
Dglossary.rst1 .. SPDX-License-Identifier: GPL-2.0 OR GFDL-1.1-no-invariants-or-later
50 FPGA
51 **Field-programmable Gate Array**
56 See https://en.wikipedia.org/wiki/Field-programmable_gate_array.
61 :term:`SoC` or :term:`FPGA`.
65 together make a larger user-facing functional peripheral. For
73 **Inter-Integrated Circuit**
75 A multi-master, multi-slave, packet switched, single-ended,
76 serial computer bus used to control some hardware components
77 like sub-device hardware components.
[all …]
/kernel/linux/linux-5.10/Documentation/userspace-api/media/
Dglossary.rst1 .. SPDX-License-Identifier: GPL-2.0 OR GFDL-1.1-no-invariants-or-later
50 FPGA
51 **Field-programmable Gate Array**
56 See https://en.wikipedia.org/wiki/Field-programmable_gate_array.
61 :term:`SoC` or :term:`FPGA`.
65 together make a larger user-facing functional peripheral. For
73 **Inter-Integrated Circuit**
75 A multi-master, multi-slave, packet switched, single-ended,
76 serial computer bus used to control some hardware components
77 like sub-device hardware components.
[all …]
/kernel/linux/linux-6.6/arch/sh/include/mach-sdk7786/mach/
Dfpga.h1 /* SPDX-License-Identifier: GPL-2.0 */
71 #define SCBR_I2CMEN BIT(0) /* FPGA I2C master enable */
77 #define PWRCR_SCIEN BIT(2) /* Serial port enable */
131 /* arch/sh/boards/mach-sdk7786/fpga.c */
135 /* arch/sh/boards/mach-sdk7786/nmi.c */
142 * when the FPGA is in I2C slave mode.
/kernel/linux/linux-5.10/arch/sh/include/mach-sdk7786/mach/
Dfpga.h1 /* SPDX-License-Identifier: GPL-2.0 */
71 #define SCBR_I2CMEN BIT(0) /* FPGA I2C master enable */
77 #define PWRCR_SCIEN BIT(2) /* Serial port enable */
131 /* arch/sh/boards/mach-sdk7786/fpga.c */
135 /* arch/sh/boards/mach-sdk7786/nmi.c */
142 * when the FPGA is in I2C slave mode.
/kernel/linux/linux-5.10/drivers/bus/
DKconfig1 # SPDX-License-Identifier: GPL-2.0
37 Driver for the Broadcom Set Top Box System-on-a-chip internal bus
42 bool "Baikal-T1 APB-bus driver"
46 Baikal-T1 AXI-APB bridge is used to access the SoC subsystem CSRs.
48 Interconnect. In case of any APB protocol collisions, slave device
53 errors counter. The counter and the APB-bus operations timeout can be
57 bool "Baikal-T1 AXI-bus driver"
61 AXI3-bus is the main communication bus connecting all high-speed
62 peripheral IP-cores with RAM controller and with MIPS P5600 cores on
63 Baikal-T1 SoC. Traffic arbitration is done by means of DW AMBA 3 AXI
[all …]
/kernel/linux/linux-6.6/drivers/bus/
DKconfig1 # SPDX-License-Identifier: GPL-2.0
37 Driver for the Broadcom Set Top Box System-on-a-chip internal bus
42 bool "Baikal-T1 APB-bus driver"
46 Baikal-T1 AXI-APB bridge is used to access the SoC subsystem CSRs.
48 Interconnect. In case of any APB protocol collisions, slave device
53 errors counter. The counter and the APB-bus operations timeout can be
57 bool "Baikal-T1 AXI-bus driver"
61 AXI3-bus is the main communication bus connecting all high-speed
62 peripheral IP-cores with RAM controller and with MIPS P5600 cores on
63 Baikal-T1 SoC. Traffic arbitration is done by means of DW AMBA 3 AXI
[all …]
/kernel/linux/linux-5.10/sound/pci/emu10k1/
Demu10k1_main.c1 // SPDX-License-Identifier: GPL-2.0-or-later
7 * Copyright (c) by James Courtier-Dutton <James@superbug.co.uk>
13 * --
16 * --
92 if (emu->audigy) { in snd_emu10k1_voice_init()
133 { 0x0e, 0xcf }, /* Attenuation Left 0x01 = -103dB, 0xff = 24dB */
151 HCFG_MUTEBUTTONENABLE, emu->port + HCFG); in snd_emu10k1_init()
162 outl(0, emu->port + INTE); in snd_emu10k1_init()
168 if (emu->audigy) { in snd_emu10k1_init()
180 snd_emu10k1_ptr_write(emu, SPCS0, 0, emu->spdif_bits[0]); in snd_emu10k1_init()
[all …]
/kernel/linux/linux-6.6/drivers/i2c/busses/
DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
16 for Cypress CCGx Type-C controller. Individual bus drivers
25 controller is part of the 7101 device, which is an ACPI-compliant
29 will be called i2c-ali1535.
37 controller is part of the 7101 device, which is an ACPI-compliant
41 will be called i2c-ali1563.
51 will be called i2c-ali15x3.
63 will be called i2c-amd756.
70 S4882 motherboard. On this 4-CPU board, the SMBus is multiplexed
76 will be called i2c-amd756-s4882.
[all …]
/kernel/linux/linux-5.10/drivers/i2c/busses/
DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
18 controller is part of the 7101 device, which is an ACPI-compliant
22 will be called i2c-ali1535.
30 controller is part of the 7101 device, which is an ACPI-compliant
34 will be called i2c-ali1563.
44 will be called i2c-ali15x3.
56 will be called i2c-amd756.
63 S4882 motherboard. On this 4-CPU board, the SMBus is multiplexed
69 will be called i2c-amd756-s4882.
79 will be called i2c-amd8111.
[all …]
/kernel/linux/linux-5.10/arch/powerpc/boot/dts/
Dmpc8610_hpcd.dts1 // SPDX-License-Identifier: GPL-2.0-only
5 * Copyright 2007-2008 Freescale Semiconductor Inc.
8 /dts-v1/;
13 #address-cells = <1>;
14 #size-cells = <1>;
25 #address-cells = <1>;
26 #size-cells = <0>;
31 d-cache-line-size = <32>;
32 i-cache-line-size = <32>;
33 d-cache-size = <32768>; // L1
[all …]
/kernel/linux/linux-6.6/drivers/net/can/sja1000/
Dpeak_pci.c1 // SPDX-License-Identifier: GPL-2.0-only
4 * Copyright (C) 2012 Stephane Grosjean <s.grosjean@peak-system.com>
8 * Copyright (C) 2001-2006 PEAK System-Technik GmbH
19 #include <linux/i2c-algo-bit.h>
25 MODULE_AUTHOR("Stephane Grosjean <s.grosjean@peak-system.com>");
26 MODULE_DESCRIPTION("Socket-CAN driver for PEAK PCAN PCI family cards");
31 /* FPGA cards FW version registers */
62 #define PEAK_PC_104P_DEVICE_ID 0x0006 /* PCAN-PC/104+ cards */
63 #define PEAK_PCI_104E_DEVICE_ID 0x0007 /* PCAN-PCI/104 Express cards */
65 #define PEAK_PCIE_OEM_ID 0x0009 /* PCAN-PCI Express OEM */
[all …]
/kernel/linux/linux-5.10/Documentation/admin-guide/
Ddevices.txt1 0 Unnamed devices (e.g. non-device mounts)
11 6 = /dev/core OBSOLETE - replaced by /proc/kcore
18 12 = /dev/oldmem OBSOLETE - replaced by /proc/vmcore
31 2 char Pseudo-TTY masters
37 Pseudo-tty's are named as follows:
40 the 1st through 16th series of 16 pseudo-ttys each, and
44 These are the old-style (BSD) PTY devices; Unix98
106 3 char Pseudo-TTY slaves
107 0 = /dev/ttyp0 First PTY slave
108 1 = /dev/ttyp1 Second PTY slave
[all …]
/kernel/linux/linux-6.6/Documentation/admin-guide/
Ddevices.txt1 0 Unnamed devices (e.g. non-device mounts)
7 2 = /dev/kmem OBSOLETE - replaced by /proc/kcore
11 6 = /dev/core OBSOLETE - replaced by /proc/kcore
18 12 = /dev/oldmem OBSOLETE - replaced by /proc/vmcore
31 2 char Pseudo-TTY masters
37 Pseudo-tty's are named as follows:
40 the 1st through 16th series of 16 pseudo-ttys each, and
44 These are the old-style (BSD) PTY devices; Unix98
106 3 char Pseudo-TTY slaves
107 0 = /dev/ttyp0 First PTY slave
[all …]

12