Home
last modified time | relevance | path

Searched +full:is +full:- +full:wired (Results 1 – 25 of 731) sorted by relevance

12345678910>>...30

/kernel/linux/linux-5.10/drivers/misc/mei/hdcp/
Dmei_hdcp.h1 /* SPDX-License-Identifier: GPL-2.0 */
84 /* hdcp capable bit is not set in rx_caps(error is unique to DP) */
137 /* hdcp_command_id: Enumeration of all WIRED HDCP Command IDs */
144 /* The wired HDCP Tx commands */
187 /* physical_port is used until Gen11.5. Must be zero for Gen11.5+ */
189 /* attached_transcoder is for Gen11.5+. Set to zero for <Gen11.5 */
195 * Data structures for integrated wired HDCP2 Tx in
198 /* HECI struct for integrated wired HDCP Tx session initiation. */
212 /* HECI struct for ending an integrated wired HDCP Tx session. */
223 /* HECI struct for integrated wired HDCP Tx Rx Cert verification. */
[all …]
/kernel/linux/linux-6.6/include/drm/
Di915_hdcp_interface.h1 /* SPDX-License-Identifier: (GPL-2.0+) */
3 * Copyright © 2017-2019 Intel Corporation
17 * enum hdcp_port_type - HDCP port implementation type defined by ME/GSC FW
19 * @HDCP_PORT_TYPE_INTEGRATED: In-Host HDCP2.x port
20 * @HDCP_PORT_TYPE_LSPCON: HDCP2.2 discrete wired Tx port with LSPCON
22 * @HDCP_PORT_TYPE_CPDP: HDCP2.2 discrete wired Tx port using the CPDP (DP 1.3)
33 * enum hdcp_wired_protocol - HDCP adaptation used on the port
57 * enum hdcp_tc - ME/GSC Firmware defined index for transcoders
79 * struct hdcp_port_data - intel specific HDCP port data
84 * @k: No of streams transmitted on a port. Only on DP MST this is != 1
[all …]
/kernel/linux/linux-6.6/arch/mips/mm/
Dtlb-r4k.c2 * This file is subject to the terms and conditions of the GNU General Public
20 #include <asm/cpu-type.h>
30 * LOONGSON-2 has a 4 entry itlb which is a subset of jtlb, LOONGSON-3 has
50 if (vma->vm_flags & VM_EXEC) in flush_micro_tlb_vm()
71 * If there are any wired entries, fall back to iterating in local_flush_tlb_all()
109 struct mm_struct *mm = vma->vm_mm; in local_flush_tlb_range()
118 size = (end - start) >> (PAGE_SHIFT + 1); in local_flush_tlb_range()
171 size = (end - start + (PAGE_SIZE - 1)) >> PAGE_SHIFT; in local_flush_tlb_kernel_range()
179 end += ((PAGE_SIZE << 1) - 1); in local_flush_tlb_kernel_range()
215 if (cpu_context(cpu, vma->vm_mm) != 0) { in local_flush_tlb_page()
[all …]
/kernel/linux/linux-5.10/arch/mips/mm/
Dtlb-r4k.c2 * This file is subject to the terms and conditions of the GNU General Public
20 #include <asm/cpu-type.h>
30 * LOONGSON-2 has a 4 entry itlb which is a subset of jtlb, LOONGSON-3 has
50 if (vma->vm_flags & VM_EXEC) in flush_micro_tlb_vm()
71 * If there are any wired entries, fall back to iterating in local_flush_tlb_all()
109 struct mm_struct *mm = vma->vm_mm; in local_flush_tlb_range()
118 size = (end - start) >> (PAGE_SHIFT + 1); in local_flush_tlb_range()
171 size = (end - start + (PAGE_SIZE - 1)) >> PAGE_SHIFT; in local_flush_tlb_kernel_range()
179 end += ((PAGE_SIZE << 1) - 1); in local_flush_tlb_kernel_range()
215 if (cpu_context(cpu, vma->vm_mm) != 0) { in local_flush_tlb_page()
[all …]
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/interrupt-controller/
Dimg,pdc-intc.txt10 - compatible: Specifies the compatibility list for the interrupt controller.
11 The type shall be <string> and the value shall include "img,pdc-intc".
13 - reg: Specifies the base PDC physical address(s) and size(s) of the
14 addressable register space. The type shall be <prop-encoded-array>.
16 - interrupt-controller: The presence of this property identifies the node
19 - #interrupt-cells: Specifies the number of cells needed to encode an
22 - num-perips: Number of waking peripherals.
24 - num-syswakes: Number of SysWake inputs.
26 - interrupts: List of interrupt specifiers. The first specifier shall be the
34 - <1st-cell>: The interrupt-number that identifies the interrupt source.
[all …]
Dmarvell,sei.txt2 -----------------------------------------------
4 Marvell SEI (System Error Interrupt) controller is an interrupt
10 AP and is wired while a second set comes from the CPs by the mean of
15 - compatible: should be one of:
16 * "marvell,ap806-sei"
17 - reg: SEI registers location and length.
18 - interrupts: identifies the parent IRQ that will be triggered.
19 - #interrupt-cells: number of cells to define an SEI wired interrupt
20 coming from the AP, should be 1. The cell is the IRQ
22 - interrupt-controller: identifies the node as an interrupt controller
[all …]
Dopen-pic.txt4 representation of an Open PIC compliant interrupt controller. This binding is
5 based on the binding defined for Open PIC in [1] and is a superset of that
13 - compatible: Specifies the compatibility list for the PIC. The type
14 shall be <string> and the value shall include "open-pic".
16 - reg: Specifies the base physical address(s) and size(s) of this
17 PIC's addressable register space. The type shall be <prop-encoded-array>.
19 - interrupt-controller: The presence of this property identifies the node
22 - #interrupt-cells: Specifies the number of cells needed to encode an
25 - #address-cells: Specifies the number of cells needed to encode an
27 'interrupt-map' nodes do not have to specify a parent unit address.
[all …]
/kernel/linux/linux-6.6/Documentation/devicetree/bindings/interrupt-controller/
Dimg,pdc-intc.txt10 - compatible: Specifies the compatibility list for the interrupt controller.
11 The type shall be <string> and the value shall include "img,pdc-intc".
13 - reg: Specifies the base PDC physical address(s) and size(s) of the
14 addressable register space. The type shall be <prop-encoded-array>.
16 - interrupt-controller: The presence of this property identifies the node
19 - #interrupt-cells: Specifies the number of cells needed to encode an
22 - num-perips: Number of waking peripherals.
24 - num-syswakes: Number of SysWake inputs.
26 - interrupts: List of interrupt specifiers. The first specifier shall be the
34 - <1st-cell>: The interrupt-number that identifies the interrupt source.
[all …]
Dmarvell,sei.txt2 -----------------------------------------------
4 Marvell SEI (System Error Interrupt) controller is an interrupt
10 AP and is wired while a second set comes from the CPs by the mean of
15 - compatible: should be one of:
16 * "marvell,ap806-sei"
17 - reg: SEI registers location and length.
18 - interrupts: identifies the parent IRQ that will be triggered.
19 - #interrupt-cells: number of cells to define an SEI wired interrupt
20 coming from the AP, should be 1. The cell is the IRQ
22 - interrupt-controller: identifies the node as an interrupt controller
[all …]
Dopen-pic.txt4 representation of an Open PIC compliant interrupt controller. This binding is
5 based on the binding defined for Open PIC in [1] and is a superset of that
13 - compatible: Specifies the compatibility list for the PIC. The type
14 shall be <string> and the value shall include "open-pic".
16 - reg: Specifies the base physical address(s) and size(s) of this
17 PIC's addressable register space. The type shall be <prop-encoded-array>.
19 - interrupt-controller: The presence of this property identifies the node
22 - #interrupt-cells: Specifies the number of cells needed to encode an
25 - #address-cells: Specifies the number of cells needed to encode an
27 'interrupt-map' nodes do not have to specify a parent unit address.
[all …]
/kernel/linux/linux-5.10/include/linux/
Datmel-mci.h1 /* SPDX-License-Identifier: GPL-2.0 */
11 * struct mci_slot_pdata - board-specific per-slot configuration
12 * @bus_width: Number of data lines wired up the slot
13 * @detect_pin: GPIO pin wired to the card detect switch
14 * @wp_pin: GPIO pin wired to the write protect sensor
15 * @detect_is_active_high: The state of the detect pin when it is active
16 * @non_removable: The slot is not removable, only detect once
18 * If a given slot is not present on the board, @bus_width should be
23 * Note that support for multiple slots is experimental -- some cards
36 * struct mci_platform_data - board-specific MMC/SDcard configuration
[all …]
/kernel/linux/linux-6.6/arch/mips/include/asm/
Dmmu_context.h4 * This file is subject to the terms and conditions of the GNU General Public
26 #include <asm-generic/mm_hooks.h>
39 /* Note: This is also implemented with uasm in arch/mips/kvm/entry.c */
62 * to the current pgd for each processor. Also, the proc. id is stuffed
78 * The ginvt instruction will invalidate wired entries when its type field
80 * allow the kernel to create wired entries with the MMID of current->active_mm
81 * then those wired entries could be invalidated when we later use ginvt to
84 * In order to prevent ginvt from trashing wired entries, we reserve one MMID
85 * for use by the kernel when creating wired entries. This MMID will never be
98 return ~(u64)(asid_mask | (asid_mask - 1)); in asid_version_mask()
[all …]
/kernel/linux/linux-5.10/arch/mips/include/asm/
Dmmu_context.h4 * This file is subject to the terms and conditions of the GNU General Public
26 #include <asm-generic/mm_hooks.h>
39 /* Note: This is also implemented with uasm in arch/mips/kvm/entry.c */
62 * to the current pgd for each processor. Also, the proc. id is stuffed
78 * The ginvt instruction will invalidate wired entries when its type field
80 * allow the kernel to create wired entries with the MMID of current->active_mm
81 * then those wired entries could be invalidated when we later use ginvt to
84 * In order to prevent ginvt from trashing wired entries, we reserve one MMID
85 * for use by the kernel when creating wired entries. This MMID will never be
98 return ~(u64)(asid_mask | (asid_mask - 1)); in asid_version_mask()
[all …]
/kernel/linux/linux-5.10/include/linux/input/
Dcy8ctmg110_pdata.h1 /* SPDX-License-Identifier: GPL-2.0 */
7 int reset_pin; /* Reset pin is wired to this GPIO (optional) */
8 int irq_pin; /* IRQ pin is wired to this GPIO */
/kernel/linux/linux-6.6/arch/sh/mm/
Dtlb-urb.c2 * arch/sh/mm/tlb-urb.c
4 * TLB entry wiring helpers for URB-equipped parts.
8 * This file is subject to the terms and conditions of the GNU General Public
34 BUG_ON(!--urb); in tlb_wire_entry()
39 * Insert this entry into the highest non-wired TLB slot (via in tlb_wire_entry()
62 * Unwire the last wired TLB entry.
64 * It should also be noted that it is not possible to wire and unwire
82 * have been wired. in tlb_unwire_entry()
/kernel/linux/linux-5.10/arch/sh/mm/
Dtlb-urb.c2 * arch/sh/mm/tlb-urb.c
4 * TLB entry wiring helpers for URB-equipped parts.
8 * This file is subject to the terms and conditions of the GNU General Public
34 BUG_ON(!--urb); in tlb_wire_entry()
39 * Insert this entry into the highest non-wired TLB slot (via in tlb_wire_entry()
62 * Unwire the last wired TLB entry.
64 * It should also be noted that it is not possible to wire and unwire
82 * have been wired. in tlb_unwire_entry()
/kernel/linux/linux-5.10/arch/mips/sgi-ip30/
Dip30-common.h1 /* SPDX-License-Identifier: GPL-2.0-only */
7 * Power Switch is wired via BaseIO BRIDGE slot #6.
9 * ACFail is wired via BaseIO BRIDGE slot #7.
/kernel/linux/linux-6.6/arch/mips/sgi-ip30/
Dip30-common.h1 /* SPDX-License-Identifier: GPL-2.0-only */
7 * Power Switch is wired via BaseIO BRIDGE slot #6.
9 * ACFail is wired via BaseIO BRIDGE slot #7.
/kernel/linux/linux-5.10/include/linux/power/
Dmax8903_charger.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
3 * max8903_charger.h - Maxim 8903 USB/Adapter Charger Driver
24 int dcm; /* Current-Limit Mode input (1: DC, 2: USB) */
28 * DC(Adapter/TA) is wired
29 * When dc_valid is true,
36 * USB is wired
37 * When usb_valid is true,
/kernel/linux/linux-6.6/Documentation/devicetree/bindings/spi/
Dspi-peripheral-props.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/spi/spi-peripheral-props.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Peripheral-specific properties for a SPI bus.
11 be common properties like spi-max-frequency, spi-cpha, etc. or they could be
13 need to be defined in the peripheral node because they are per-peripheral and
19 - Mark Brown <broonie@kernel.org>
27 - minimum: 0
32 spi-cs-high:
[all …]
/kernel/linux/linux-5.10/include/drm/
Di915_mei_hdcp_interface.h1 /* SPDX-License-Identifier: (GPL-2.0+) */
3 * Copyright © 2017-2019 Intel Corporation
17 * enum hdcp_port_type - HDCP port implementation type defined by ME FW
19 * @HDCP_PORT_TYPE_INTEGRATED: In-Host HDCP2.x port
20 * @HDCP_PORT_TYPE_LSPCON: HDCP2.2 discrete wired Tx port with LSPCON
22 * @HDCP_PORT_TYPE_CPDP: HDCP2.2 discrete wired Tx port using the CPDP (DP 1.3)
33 * enum hdcp_wired_protocol - HDCP adaptation used on the port
57 * enum mei_fw_tc - ME Firmware defined index for transcoders
79 * struct hdcp_port_data - intel specific HDCP port data
84 * @k: No of streams transmitted on a port. Only on DP MST this is != 1
[all …]
/kernel/linux/linux-6.6/arch/mips/kvm/
Dvz.c2 * This file is subject to the terms and conditions of the GNU General Public
62 * write_gc0_ebase_64() is no longer UNDEFINED since R6. in kvm_vz_write_gc0_ebase()
115 if (kvm_mips_guest_has_msa(&vcpu->arch)) in kvm_vz_config5_guest_wrmask()
119 * Permit guest FPU mode changes if FPU is enabled and the relevant in kvm_vz_config5_guest_wrmask()
122 if (kvm_mips_guest_has_fpu(&vcpu->arch)) { in kvm_vz_config5_guest_wrmask()
140 * Config1: M, [MMUSize-1, C2, MD, PC, WR, CA], FP
157 /* Permit FPU to be present if FPU is supported */ in kvm_vz_config1_user_wrmask()
158 if (kvm_mips_guest_can_have_fpu(&vcpu->arch)) in kvm_vz_config1_user_wrmask()
174 /* Permit MSA to be present if MSA is supported */ in kvm_vz_config3_user_wrmask()
175 if (kvm_mips_guest_can_have_msa(&vcpu->arch)) in kvm_vz_config3_user_wrmask()
[all …]
/kernel/linux/linux-5.10/arch/mips/kvm/
Dvz.c2 * This file is subject to the terms and conditions of the GNU General Public
62 * write_gc0_ebase_64() is no longer UNDEFINED since R6. in kvm_vz_write_gc0_ebase()
115 if (kvm_mips_guest_has_msa(&vcpu->arch)) in kvm_vz_config5_guest_wrmask()
119 * Permit guest FPU mode changes if FPU is enabled and the relevant in kvm_vz_config5_guest_wrmask()
122 if (kvm_mips_guest_has_fpu(&vcpu->arch)) { in kvm_vz_config5_guest_wrmask()
140 * Config1: M, [MMUSize-1, C2, MD, PC, WR, CA], FP
157 /* Permit FPU to be present if FPU is supported */ in kvm_vz_config1_user_wrmask()
158 if (kvm_mips_guest_can_have_fpu(&vcpu->arch)) in kvm_vz_config1_user_wrmask()
174 /* Permit MSA to be present if MSA is supported */ in kvm_vz_config3_user_wrmask()
175 if (kvm_mips_guest_can_have_msa(&vcpu->arch)) in kvm_vz_config3_user_wrmask()
[all …]
/kernel/linux/linux-5.10/arch/arm/boot/dts/
Dste-href-tvk1281618-r2.dtsi1 // SPDX-License-Identifier: GPL-2.0-or-later
6 #include "ste-href-tvk1281618.dtsi"
13 compatible = "st,lsm303dlh-accel";
14 st,drdy-int-pin = <1>;
15 drive-open-drain;
17 vdd-supply = <&ab8500_ldo_aux1_reg>;
18 vddio-supply = <&db8500_vsmps2_reg>;
19 pinctrl-names = "default";
20 pinctrl-0 = <&accel_tvk_mode>;
23 * ST-Micro L3D4200D gyro that is connected to the same lines
[all …]
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/display/bridge/
Dsii902x.txt4 - compatible: "sil,sii9022"
5 - reg: i2c address of the bridge
8 - interrupts: describe the interrupt line used to inform the host
10 - reset-gpios: OF device-tree gpio specification for RST_N pin.
11 - iovcc-supply: I/O Supply Voltage (1.8V or 3.3V)
12 - cvcc12-supply: Digital Core Supply Voltage (1.2V)
15 - #sound-dai-cells: <0> or <1>. <0> if only i2s or spdif pin
16 is wired, <1> if the both are wired. HDMI audio is
17 configured only if this property is found.
18 - sil,i2s-data-lanes: Array of up to 4 integers with values of 0-3
[all …]

12345678910>>...30